



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	56520
Total RAM Bits	1869824
Number of I/O	200
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	325-TFBGA, FCBGA
Supplier Device Package	325-FCBGA (11x11)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-fcs325">https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-fcs325</a>

# Contents

---

<b>1 Revision History .....</b>	<b>1</b>
1.1 Revision 11.0 .....	1
1.2 Revision 10.0 .....	1
1.3 Revision 9.0 .....	1
1.4 Revision 8.0 .....	2
1.5 Revision 7.0 .....	2
1.6 Revision 6.0 .....	2
1.7 Revision 5.0 .....	2
1.8 Revision 4.0 .....	2
1.9 Revision 3.0 .....	3
1.10 Revision 2.0 .....	3
1.11 Revision 1.0 .....	3
<b>2 IGLOO2 FPGA and SmartFusion2 SoC FPGA .....</b>	<b>4</b>
2.1 Device Status .....	4
2.2 References .....	5
2.3 Electrical Specifications .....	5
2.3.1 Operating Conditions .....	5
2.3.2 Power Consumption .....	12
2.3.3 Average Fabric Temperature and Voltage Derating Factors .....	14
2.3.4 Timing Model .....	15
2.3.5 User I/O Characteristics .....	17
2.3.6 Logic Element Specifications .....	75
2.3.7 Global Resource Characteristics .....	78
2.3.8 FPGA Fabric SRAM .....	79
2.3.9 Programming Times .....	94
2.3.10 Math Block Timing Characteristics .....	103
2.3.11 Embedded NVM (eNVM) Characteristics .....	104
2.3.12 SRAM PUF .....	105
2.3.13 Non-Deterministic Random Bit Generator (NRBG) Characteristics .....	106
2.3.14 Cryptographic Block Characteristics .....	106
2.3.15 Crystal Oscillator .....	107
2.3.16 On-Chip Oscillator .....	109
2.3.17 Clock Conditioning Circuits (CCC) .....	110
2.3.18 JTAG .....	112
2.3.19 System Controller SPI Characteristics .....	113
2.3.20 Power-up to Functional Times .....	114
2.3.21 DEVRST_N Characteristics .....	116
2.3.22 DEVRST_N to Functional Times .....	116
2.3.23 Flash*Freeze Timing Characteristics .....	119
2.3.24 DDR Memory Interface Characteristics .....	120
2.3.25 SFP Transceiver Characteristics .....	120
2.3.26 SerDes Electrical and Timing AC and DC Characteristics .....	121
2.3.27 SmartFusion2 Specifications .....	123
2.3.28 CAN Controller Characteristics .....	128
2.3.29 USB Characteristics .....	128
2.3.30 MMUART Characteristics .....	129
2.3.31 IGLOO2 Specifications .....	129

Table 108	SSTL2 AC Differential Voltage Specifications .....	44
Table 109	SSTL2 Minimum and Maximum AC Switching Speeds .....	44
Table 110	SSTL2 AC Impedance Specifications .....	44
Table 111	DDR1/SSTL2 AC Test Parameter Specifications .....	44
Table 112	SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers) .....	45
Table 113	DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers) .....	45
Table 114	SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .....	45
Table 115	DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	45
Table 116	DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) .....	45
Table 117	DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .....	45
Table 118	SSTL18 DC Recommended DC Operating Conditions .....	46
Table 119	SSTL18 DC Input Voltage Specification .....	46
Table 120	SSTL18 DC Output Voltage Specification .....	46
Table 121	DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	46
Table 122	DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code .....	47
Table 123	SSTL18 DC Differential Voltage Specification .....	47
Table 124	SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only) .....	47
Table 125	SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only) .....	47
Table 126	SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only) .....	47
Table 127	SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only) .....	47
Table 128	SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only) .....	48
Table 129	SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only) .....	48
Table 130	DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers) .....	48
Table 131	SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) .....	49
Table 132	SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) .....	49
Table 133	SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only) .....	49
Table 134	SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only) .....	49
Table 135	SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only) .....	49
Table 136	DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only .....	50
Table 137	DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers) .....	50
Table 138	SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only) .....	50
Table 139	LPDDR DC Recommended DC Operating Conditions .....	51
Table 140	LPDDR DC Input Voltage Specification .....	51
Table 141	LPDDR DC Output Voltage Specification Reduced Drive .....	51
Table 142	LPDDR DC Output Voltage Specification Full Drive .....	51
Table 143	LPDDR DC Differential Voltage Specification .....	51
Table 144	LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes .....	52
Table 145	LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers) .....	52
Table 146	LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only) .....	52
Table 147	LPDDR AC Specifications (for DDRIO I/O Bank Only) .....	52
Table 148	LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only) .....	52
Table 149	LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only) .....	52
Table 150	LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions .....	53
Table 151	LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification .....	53
Table 152	LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification .....	53
Table 153	LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds .....	53
Table 154	LPDDR-LVCMOS 1.8 V Calibrated Impedance Option .....	53
Table 155	LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers) .....	53
Table 156	LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications .....	54
Table 157	LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank .....	54
Table 158	LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers) .....	54
Table 159	LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) .....	54
Table 160	LVDS Recommended DC Operating Conditions .....	55

**Table 4 • Recommended Operating Conditions (continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
3.3 V DC supply voltage	$V_{DDIx}$	3.15	3.3	3.45	V	
LVDS differential I/O	$V_{DDIx}$	2.375	2.5	3.45	V	
B-LVDS, M-LVDS, Mini-LVDS, RSIDS differential I/O	$V_{DDIx}$	2.375	2.5	2.625	V	
LVPECL differential I/O	$V_{DDIx}$	3.15	3.3	3.45	V	
Reference voltage supply for FDDR (Bank0) and MDDR (Bank5)	$V_{REFx}$	0.49 × $V_{DDIx}$	0.5 × $V_{DDIx}$	0.51 × $V_{DDIx}$	V	
Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ .	$V_{PPNVM}$	2.375 3.15	2.5 3.3	2.625 3.45	V V	2.5 V range 3.3 V range

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** Power supply ramps must all be strictly monotonic, without plateaus.

**Table 5 • FPGA Operating Limits**

Product Grade	Element	Programming Temperature	Operating Temperature	Programming Cycles	Digest Temperature	Digest Cycles	Retention (Biased/Unbiased)
Commercial	FPGA	Min $T_J = 0$ °C Max $T_J = 85$ °C	Min $T_J = 0$ °C Max $T_J = 85$ °C	500	Min $T_J = 0$ °C Max $T_J = 85$ °C	2000	20 years
Industrial <sup>1</sup>	FPGA	Min $T_J = -40$ °C Max $T_J = 100$ °C	Min $T_J = -40$ °C Max $T_J = 100$ °C	500	Min $T_J = -40$ °C Max $T_J = 100$ °C	2000	20 years

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** The retention specification is defined as the total number of programming and digest cycles. For example, 20 years of retention after 500 programming cycles.

**Note:** The digest cycle specification is 2000 digest cycles for every program cycle with a maximum of 500 programming cycles.

**Note:** If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JB}$  = Junction-to-board thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_B$  = Board temperature (measured 1.0 mm away from the package edge)
- $T_C$  = Case temperature
- $P$  = Total power dissipated by the device

**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices**

Device	Still Air	1.0 m/s	2.5 m/s	$\theta_{JB}$	$\theta_{JC}$	Unit
		$\theta_{JA}$				
<b>005</b>						
FG484	19.36	15.81	14.63	9.74	5.27	°C/W
VF256	41.30	38.16	35.30	28.41	3.94	°C/W
VF400	20.19	16.94	15.41	8.86	4.95	°C/W
TQ144	42.80	36.80	34.50	37.20	10.80	°C/W
<b>010</b>						
FG484	18.22	14.83	13.62	8.83	4.92	°C/W
VF256	37.36	34.26	31.45	24.84	7.89	°C/W
VF400	19.40	15.75	14.22	8.11	4.22	°C/W
TQ144	38.60	32.60	30.30	31.80	8.60	°C/W
<b>025</b>						
FG484	17.03	13.66	12.45	7.66	4.18	°C/W
VF256	33.85	30.59	27.85	21.63	6.13	°C/W
VF400	18.36	14.89	13.36	7.12	3.41	°C/W
FCS325	29.17	24.87	23.12	14.44	2.31	°C/W
<b>050</b>						
FG484	15.29	12.19	10.99	6.27	3.24	°C/W
FG896	14.70	12.50	10.90	7.20	4.90	°C/W
VF400	17.53	14.17	12.63	6.32	2.81	°C/W
FCS325	27.38	23.18	21.41	12.47	1.59	°C/W
<b>060</b>						
FG484	15.40	12.06	10.85	6.14	3.15	°C/W
FG676	15.49	12.21	11.06	7.07	3.87	°C/W
VF400	17.45	14.01	12.47	6.22	2.69	°C/W
FCS325	27.03	22.91	21.25	12.33	1.54	°C/W
<b>090</b>						
FG484	14.64	11.37	10.16	5.43	2.77	°C/W
FG676	14.52	11.19	10.37	6.17	3.24	°C/W
FCS325	26.63	22.26	20.13	14.24	2.50	°C/W

**Table 100 • HSTL AC Test Parameter Specification**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V <sub>TRIP</sub>	0.75	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF
Reference resistance for data test path for HSTL15 Class I (T <sub>DP</sub> )	RTT_TEST	50	Ω
Reference resistance for data test path for HSTL15 Class II (T <sub>DP</sub> )	RTT_TEST	25	Ω
Capacitive loading for data path (T <sub>DP</sub> )	C <sub>LOAD</sub>	5	pF

**AC Switching Characteristics**

Worst-case commercial conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, worst-case V<sub>DDI</sub>.

**Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		
	-1	-Std	Unit
Pseudo differential	None	1.605	ns
	47.8	1.614	ns
True differential	None	1.622	ns
	47.8	1.628	ns

**Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
<b>HSTL Class I</b>											
Single-ended	2.6	3.059	2.514	2.958	2.514	2.958	2.431	2.86	2.431	2.86	ns
Differential	2.621	3.083	2.648	3.115	2.647	3.113	2.925	3.442	2.923	3.44	ns
<b>HSTL Class II</b>											
Single-ended	2.511	2.954	2.488	2.927	2.49	2.93	2.409	2.833	2.411	2.836	ns
Differential	2.528	2.974	2.552	3.003	2.551	3.001	2.897	3.409	2.896	3.408	ns

**2.3.6.2 Stub-Series Terminated Logic**

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

**Table 107 • SSTL2 AC Differential Voltage Specifications**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	V <sub>DIFF</sub> (AC)	0.7		V
AC differential cross point voltage	V <sub>x</sub> (AC)	0.5 × V <sub>DDI</sub> - 0.2	0.5 × V <sub>DDI</sub> + 0.2	V

**Table 108 • SSTL2 Minimum and Maximum AC Switching Speeds**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	D <sub>MAX</sub>	400	Mbps	AC loading: per JEDEC specifications
Maximum data rate (for MSIO I/O bank)	D <sub>MAX</sub>	575	Mbps	AC loading: 17pF load
Maximum data rate (for MSIOD I/O bank)	D <sub>MAX</sub>	700	Mbps	AC loading: 3 pF / 50 Ω load
		510	Mbps	AC loading: 17pF load

**Table 109 • SSTL2 AC Impedance Specifications**

Parameter	Typ	Unit	Conditions
Supported output driver calibrated impedance (for DDRIO I/O bank)	20, 42	Ω	Reference resistor = 150 Ω

**Table 110 • DDR1/SSTL2 AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V <sub>TRIP</sub>	1.25	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF
Reference resistance for data test path for SSTL2 Class I (T <sub>DP</sub> )	RTT_TEST	50	Ω
Reference resistance for data test path for SSTL2 Class II (T <sub>DP</sub> )	RTT_TEST	25	Ω
Capacitive loading for data path (T <sub>DP</sub> )	C <sub>LOAD</sub>	5	pF

**AC Switching Characteristics**Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V**Table 111 • SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PD</sub>			Unit
	-1	-Std		
Pseudo differential	None	1.549	1.821	ns
True differential	None	1.589	1.87	ns

**Table 131 • SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
<b>DDR3/SSTL15 Class I (DDR3 Reduced Drive)</b>				
DC output logic high	$V_{OH}$	$0.8 \times V_{DDI}$		V
DC output logic low	$V_{OL}$		$0.2 \times V_{DDI}$	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	6.5		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	-6.5		mA
<b>DDR3/SSTL15 Class II (DDR3 Full Drive)</b>				
DC output logic high	$V_{OH}$	$0.8 \times V_{DDI}$		V
DC output logic low	$V_{OL}$		$0.2 \times V_{DDI}$	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	7.6		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	-7.6		mA

**Table 132 • SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Unit
DC input differential voltage	$V_{ID}$	0.2	V

**Note:** To meet JEDEC electrical compliance, use DDR3 full drive transmitter.

**Table 133 • SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{DIFF}$ (AC)	0.3		V
AC differential cross point voltage	$V_x$ (AC)	$0.5 \times V_{DDI} - 0.150$	$0.5 \times V_{DDI} + 0.150$	V

**Table 134 • SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{MAX}$	667	Mbps	AC loading: per JEDEC specifications

**Table 135 • SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	$R_{REF}$	34, 40	$\Omega$	Reference resistor = 240 $\Omega$
Effective impedance value (ODT)	$R_{TT}$	20, 30, 40, 60, 120	$\Omega$	Reference resistor = 240 $\Omega$

### 2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 139 • LPDDR DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max
Supply voltage	$V_{DDI}$	1.71	1.8	1.89
Termination voltage	$V_{TT}$	0.838	0.900	0.964
Input reference voltage	$V_{REF}$	0.838	0.900	0.964

**Table 140 • LPDDR DC Input Voltage Specification**

Parameter	Symbol	Min	Max
DC input logic high	$V_{IH}$ (DC)	$0.7 \times V_{DDI}$	1.89
DC input logic low	$V_{IL}$ (DC)	-0.3	$0.3 \times V_{DDI}$
Input current high <sup>1</sup>	$I_{IH}$ (DC)		
Input current low <sup>1</sup>	$I_{IL}$ (DC)		

1. See [Table 24](#), page 22.

**Table 141 • LPDDR DC Output Voltage Specification Reduced Drive**

Parameter	Symbol	Min	Max
DC output logic high	$V_{OH}$	$0.9 \times V_{DDI}$	
DC output logic low	$V_{OL}$		$0.1 \times V_{DDI}$
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	0.1	
Output minimum sink current	$I_{OL}$ at $V_{OL}$		-0.1

**Table 142 • LPDDR DC Output Voltage Specification Full Drive<sup>1</sup>**

Parameter	Symbol	Min	Max
DC output logic high	$V_{OH}$	$0.9 \times V_{DDI}$	
DC output logic low	$V_{OL}$		$0.1 \times V_{DDI}$
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	0.1	
Output minimum sink current	$I_{OL}$ at $V_{OL}$		-0.1

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

**Table 143 • LPDDR DC Differential Voltage Specification**

Parameter	Symbol	Min
DC input differential voltage	$V_{ID}$ (DC)	$0.4 \times V_{DDI}$

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) (continued)**

medium	3.246	3.819	2.686	3.16	3.236	3.807	5.542	6.52	4.936	5.807	ns	
medium_fast	3.066	3.607	2.525	2.971	3.054	3.593	5.405	6.359	4.811	5.66	ns	
fast	3.046	3.584	2.513	2.957	3.034	3.57	5.401	6.353	4.803	5.651	ns	
10 mA	slow	3.498	4.115	2.878	3.386	3.481	4.096	6.046	7.113	5.444	6.404	ns
	medium	3.138	3.692	2.569	3.023	3.126	3.678	5.782	6.803	5.129	6.034	ns
	medium_fast	2.966	3.489	2.414	2.841	2.951	3.472	5.666	6.665	5.013	5.897	ns
	fast	2.945	3.464	2.401	2.826	2.93	3.448	5.659	6.658	5.003	5.886	ns
12 mA	slow	3.417	4.02	2.807	3.303	3.401	4.002	6.083	7.156	5.464	6.428	ns
	medium	3.076	3.618	2.519	2.964	3.063	3.604	5.828	6.856	5.176	6.089	ns
	medium_fast	2.913	3.427	2.376	2.795	2.898	3.41	5.725	6.736	5.072	5.966	ns
	fast	2.894	3.405	2.362	2.78	2.879	3.388	5.715	6.724	5.064	5.957	ns
16 mA	slow	3.366	3.96	2.751	3.237	3.348	3.939	6.226	7.324	5.576	6.56	ns
	medium	3.03	3.565	2.47	2.906	3.017	3.55	5.981	7.036	5.282	6.214	ns
	medium_fast	2.87	3.377	2.328	2.739	2.854	3.358	5.895	6.935	5.18	6.094	ns
	fast	2.853	3.357	2.314	2.723	2.837	3.338	5.889	6.929	5.177	6.09	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management).

### 2.3.7 Differential I/O Standards

Configuration of the I/O modules as a differential pair is handled by Microsemi SoC Products Group Libero software when the user instantiates a differential I/O macro in the design. Differential I/Os can also be used in conjunction with the embedded Input register (InReg), Output register (OutReg), Enable register (EnReg), and Double Data Rate registers (DDR).

#### 2.3.7.1 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard.

##### Minimum and Maximum Input and Output Levels

**Table 160 • LVDS Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	V <sub>DDI</sub>	2.375	2.5	2.625	V	2.5 V range
Supply voltage	V <sub>DDI</sub>	3.15	3.3	3.45	V	3.3 V range

**Table 161 • LVDS DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit	Conditions
DC Input voltage	V <sub>I</sub>	0	2.925	V	2.5 V range
DC input voltage	V <sub>I</sub>	0	3.45	V	3.3 V range
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)				
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)				

1. See Table 24, page 22.

**Table 162 • LVDS DC Output Voltage Specification**

Parameter	Symbol	Min	Typ	Max	Unit
DC output logic high	V <sub>OH</sub>	1.25	1.425	1.6	V
DC output logic low	V <sub>OL</sub>	0.9	1.075	1.25	V

**Table 163 • LVDS DC Differential Voltage Specification**

Parameter	Symbol	Min	Typ	Max	Unit
Differential output voltage swing	V <sub>OD</sub>	250	350	450	mV
Output common mode voltage	V <sub>OCM</sub>	1.125	1.25	1.375	V
Input common mode voltage	V <sub>ICM</sub>	0.05	1.25	2.35	V
Input differential voltage	V <sub>ID</sub>	100	350	600	mV

**Table 164 • LVDS Minimum and Maximum AC Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for MSIO I/O bank)	D <sub>MAX</sub>	535	Mbps	AC loading: 12 pF / 100 Ω differential load
Maximum data rate (for MSIOD I/O bank) no pre-emphasis	D <sub>MAX</sub>	620	Mbps	AC loading: 10 pF / 100 Ω differential load
		700	Mbps	AC loading: 2 pF / 100 Ω differential load

**Table 165 • LVDS AC Impedance Specifications**

Parameter	Symbol	Typ	Max	Unit
Termination resistance	R <sub>T</sub>	100		Ω

**Table 166 • LVDS AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V <sub>TRIP</sub>	Cross point	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF

**LVDS25 AC Switching Characteristics**Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V**Table 167 • LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		
	-1	-Std	Unit
None	2.774	3.263	ns
100	2.775	3.264	ns

### 2.3.7.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.

#### Minimum and Maximum Input and Output Levels

**Table 203 • RSDS Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	2.375	2.5	2.625	V

**Table 204 • RSDS DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input voltage	$V_I$	0	2.925	V

**Table 205 • RSDS DC Output Voltage Specification**

Parameter	Symbol	Min	Typ	Max	Unit
DC output logic high	$V_{OH}$	1.25	1.425	1.6	V
DC output logic low	$V_{OL}$	0.9	1.075	1.25	V

**Table 206 • RSDS Differential Voltage Specification**

Parameter	Symbol	Min	Max	Unit
Differential output voltage swing	$V_{OD}$	100	600	mV
Output common mode voltage	$V_{OCM}$	0.5	1.5	V
Input common mode voltage	$V_{ICM}$	0.3	1.5	V
Input differential voltage	$V_{ID}$	100	600	mV

**Table 207 • RSDS Minimum and Maximum AC Switching Speed**


Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for MSIO I/O bank)	$D_{MAX}$	520	Mbps	AC loading: 2 pF / 100 Ω differential load
Maximum data rate (for MSIOD I/O bank)	$D_{MAX}$	700	Mbps	AC loading: 2 pF / 100 Ω differential load

**Table 208 • RSDS AC Impedance Specifications**

Parameter	Symbol	Typ	Unit
Termination resistance	$R_T$	100	Ω

**Table 209 • RSDS AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	$V_{TRIP}$	Cross point	V
Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$R_{ENT}$	2K	Ω
Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$C_{ENT}$	5	pF

**Figure 7 • I/O Register Input Timing Diagram**

The following table lists the 010 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 229 • 010 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.626	0.669	0.627	0.668	ns
Input high delay for global clock	$T_{RCKH}$	1.112	1.182	1.308	1.393	ns
Maximum skew for global clock	$T_{RCKSW}$		0.07		0.085	ns

The following table lists the 005 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 230 • 005 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.625	0.66	0.628	0.66	ns
Input high delay for global clock	$T_{RCKH}$	1.126	1.187	1.325	1.397	ns
Maximum skew for global clock	$T_{RCKSW}$		0.061		0.072	ns

## 2.3.12 FPGA Fabric SRAM

See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

### 2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 1K × 18 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Clock period	$T_{CY}$	2.5		2.941		ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125		1.323		ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125		1.323		ns
Pipelined clock period	$T_{PLCY}$	2.5		2.941		ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125		1.323		ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125		1.323		ns
Read access time with pipeline register			0.334		0.393	ns
Read access time without pipeline register	$T_{CLK2Q}$		2.273		2.674	ns
Access time with feed-through write timing			1.529		1.799	ns
Address setup time	$T_{ADDRSU}$	0.441		0.519		ns
Address hold time	$T_{ADDRHD}$	0.274		0.322		ns
Data setup time	$T_{DSU}$	0.341		0.401		ns
Data hold time	$T_{DHD}$	0.107		0.126		ns
Block select setup time	$T_{BLKSU}$	0.207		0.244		ns

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Block select hold time	T <sub>BLKHD</sub>	0.216		0.254		ns
Block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		1.529		1.799	ns
Block select minimum pulse width	T <sub>BLKMPW</sub>	0.186		0.219		ns
Read enable setup time	T <sub>RDESU</sub>	0.449		0.528		ns
Read enable hold time	T <sub>RDEHD</sub>	0.167		0.197		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	T <sub>RDPLESU</sub>	0.248		0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	T <sub>RDPLEHD</sub>	0.102		0.12		ns
Asynchronous reset to output propagation delay	T <sub>R2Q</sub>	–	1.506	–	1.772	ns
Asynchronous reset removal time	T <sub>RSTREM</sub>	0.506		0.595		ns
Asynchronous reset recovery time	T <sub>RSTREC</sub>	0.004		0.005		ns
Asynchronous reset minimum pulse width	T <sub>RSTMPW</sub>	0.301		0.354		ns
Pipelined register asynchronous reset removal time	T <sub>PLRSTREM</sub>	–0.279		–0.328		ns
Pipelined register asynchronous reset recovery time	T <sub>PLRSTREC</sub>	0.327		0.385		ns
Pipelined register asynchronous reset minimum pulse width	T <sub>PLRSTMPW</sub>	0.282		0.332		ns
Synchronous reset setup time	T <sub>SRSTSU</sub>	0.226		0.265		ns
Synchronous reset hold time	T <sub>SRSTHD</sub>	0.036		0.043		ns
Write enable setup time	T <sub>WESU</sub>	0.39		0.458		ns
Write enable hold time	T <sub>WEHD</sub>	0.242		0.285		ns
Maximum frequency	F <sub>MAX</sub>		400		340	MHz

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 2K × 9 in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Clock period	T <sub>CY</sub>	2.5		2.941		ns
Clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.125		1.323		ns
Clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.125		1.323		ns
Pipelined clock period	T <sub>PLCY</sub>	2.5		2.941		ns
Pipelined clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.125		1.323		ns
Pipelined clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.125		1.323		ns
Read access time with pipeline register			0.334		0.393	ns
Read access time without pipeline register	T <sub>CLK2Q</sub>		2.273		2.674	ns
Access time with feed-through write timing			1.529		1.799	ns

**Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 (continued)**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Pipelined clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.125		1.323		ns
Read access time with pipeline register			0.323		0.38	ns
Read access time without pipeline register	T <sub>CLK2Q</sub>		2.273		2.673	ns
Access time with feed-through write timing			1.511		1.778	ns
Address setup time	T <sub>ADDRSU</sub>	0.543		0.638		ns
Address hold time	T <sub>ADDRHD</sub>	0.274		0.322		ns
Data setup time	T <sub>DSU</sub>	0.334		0.393		ns
Data hold time	T <sub>DHD</sub>	0.082		0.096		ns
Block select setup time	T <sub>BLKSU</sub>	0.207		0.244		ns
Block select hold time	T <sub>BLKHD</sub>	0.216		0.254		ns
Block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		1.511		1.778	ns
Block select minimum pulse width	T <sub>BLKMPW</sub>	0.186		0.219		ns
Read enable setup time	T <sub>RDESU</sub>	0.516		0.607		ns
Read enable hold time	T <sub>RDEHD</sub>	0.071		0.083		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	T <sub>RDPLESU</sub>	0.248		0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	T <sub>RDPLEHD</sub>	0.102		0.12		ns
Asynchronous reset to output propagation delay	T <sub>R2Q</sub>		1.507		1.773	ns
Asynchronous reset removal time	T <sub>RSTREM</sub>	0.506		0.595		ns
Asynchronous reset recovery time	T <sub>RSTREC</sub>	0.004		0.005		ns
Asynchronous reset minimum pulse width	T <sub>RSTMPW</sub>	0.301		0.354		ns
Pipelined register asynchronous reset removal time	T <sub>PLRSTREM</sub>	-0.279		-0.328		ns
Pipelined register asynchronous reset recovery time	T <sub>PLRSTREC</sub>	0.327		0.385		ns
Pipelined register asynchronous reset minimum pulse width	T <sub>PLRSTMPW</sub>	0.282		0.332		ns
Synchronous reset setup time	T <sub>SRSTSU</sub>	0.226		0.265		ns
Synchronous reset hold time	T <sub>SRSTHD</sub>	0.036		0.043		ns
Write enable setup time	T <sub>WESU</sub>	0.458		0.539		ns
Write enable hold time	T <sub>WEHD</sub>	0.048		0.057		ns
Maximum frequency	F <sub>MAX</sub>		400		340	MHz

**Table 237 • μSRAM (RAM64x18) in 64 × 18 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104		ns
Write address hold time	T <sub>ADDRCHD</sub>	0.128		0.15		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.026		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250		250	MHz

The following table lists the μSRAM in 64 × 16 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.266		0.313	ns
Read access time without pipeline register			1.677		1.973	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.856		2.184		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.091		0.107		ns
Read address hold time in asynchronous mode		-0.778		-0.915		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.036		2.396	ns
Read asynchronous reset removal time (pipelined clock)		-0.023		-0.027		ns
Read asynchronous reset removal time (non-pipelined clock)	T <sub>RSTREM</sub>	0.046		0.054		ns
Read asynchronous reset recovery time (pipelined clock)		0.507		0.597		ns
Read asynchronous reset recovery time (non-pipelined clock)	T <sub>RSTREC</sub>	0.236		0.278		ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T <sub>R2Q</sub>		0.835		0.983	ns
Read synchronous reset setup time	T <sub>SRSTSU</sub>	0.271		0.319		ns

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read synchronous reset hold time	T <sub>SRSTHD</sub>	0.061		0.071		ns
Write clock period	T <sub>CY</sub>	4		4		ns
Write clock minimum pulse width high	T <sub>CCLKMPWH</sub>	1.8		1.8		ns
Write clock minimum pulse width low	T <sub>CCLKMPWL</sub>	1.8		1.8		ns
Write block setup time	T <sub>BLKCSU</sub>	0.404		0.476		ns
Write block hold time	T <sub>BLKCHD</sub>	0.007		0.008		ns
Write input data setup time	T <sub>DINCSU</sub>	0.115		0.135		ns
Write input data hold time	T <sub>DINCHD</sub>	0.15		0.177		ns
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104		ns
Write address hold time	T <sub>ADDRCHD</sub>	0.128		0.15		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.026		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250		250	MHz

The following table lists the μSRAM in 128 × 9 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.266		0.313	ns
Read access time without pipeline register			1.677		1.973	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.856		2.184		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.091		0.107		ns
Read address hold time in asynchronous mode		-0.778		-0.915		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.036		2.396	ns

**Table 259 • 2 Step IAP Programming (Fabric Only)**

M2S/M2GL Device	Bytes	Image size			
		Authenticate	Program	Verify	Unit
005	302672	4	39	6	Sec
010	568784	7	45	12	Sec
025	1223504	14	55	23	Sec
050	2424832	29	74	40	Sec
060	2418896	39	83	50	Sec
090	3645968	60	106	73	Sec
150	6139184	100	154	120	Sec

**Table 260 • 2 Step IAP Programming (eNVM Only)**

M2S/M2GL Device	Bytes	Image size			
		Authenticate	Program	Verify	Unit
005	137536	2	59	5	Sec
010	274816	4	98	11	Sec
025	274816	4	100	10	Sec
050	2,78,528	3	107	9	Sec
060	268480	5	98	22	Sec
090	544496	10	174	43	Sec
150	544496	10	175	44	Sec

**Table 261 • 2 Step IAP Programming (Fabric and eNVM)**

M2S/M2GL Device	Bytes	Image size			
		Authenticate	Program	Verify	Unit
005	439296	6	78	11	Sec
010	842688	11	122	21	Sec
025	1497408	19	135	32	Sec
050	2695168	32	158	48	Sec
060	2686464	43	159	70	Sec
090	4190208	68	258	115	Sec
150	6682768	109	308	162	Sec

### 2.3.22 JTAG


Table 284 • JTAG 1532 for 005, 010, 025, and 050 Devices

Parameter	Symbol	005		010		025		050		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	
Clock to Q (data out)	$T_{TCK2Q}$	7.47	8.79	7.73	9.09	7.75	9.12	7.89	9.28	ns
Reset to Q (data out)	$T_{RSTB2Q}$	7.65	9	6.43	7.56	6.13	7.21	7.40	8.70	ns
Test data input setup time	$T_{DISU}$	-1.05	-0.89	-0.69	-0.59	-0.67	-0.57	-0.30	-0.25	ns
Test data input hold time	$T_{DIHD}$	2.38	2.8	2.38	2.8	2.42	2.85	2.09	2.45	ns
Test mode select setup time	$T_{TMSSU}$	-0.73	-0.62	-1.03	-1.21	-1.1	-0.94	0.28	0.33	ns
Test mode select hold time	$T_{TMDHD}$	1.36	1.6	1.43	1.68	1.93	2.27	0.16	0.19	ns
ResetB removal time	$T_{TRSTREM}$	-0.77	-0.65	-1.08	-0.92	-1.33	-1.13	-0.45	-0.38	ns
ResetB recovery time	$T_{TRSTREC}$	-0.76	-0.65	-1.07	-0.91	-1.34	-1.14	-0.45	-0.38	ns
TCK maximum frequency	$F_{TCKMAX}$	25	21.25	25	21.25	25	21.25	25.00	21.25	MHz

Table 285 • JTAG 1532 for 060, 090, and 150 Devices

Parameter	Symbol	060		090		150		Unit
		-1	-Std	-1	-Std	-1	-Std	
Clock to Q (data out)	$T_{TCK2Q}$	8.38	9.86	8.96	10.54	8.66	10.19	ns
Reset to Q (data out)	$T_{RSTB2Q}$	8.54	10.04	7.75	9.12	8.79	10.34	ns
Test data input setup time	$T_{DISU}$	-1.18	-1	-1.31	-1.11	-0.96	-0.82	ns
Test data input hold time	$T_{DIHD}$	2.52	2.97	2.68	3.15	2.57	3.02	ns
Test mode select setup time	$T_{TMSSU}$	-0.97	-0.83	-1.02	-0.87	-0.53	-0.45	ns
Test mode select hold time	$T_{TMDHD}$	1.7	2	1.67	1.96	1.02	1.2	ns
ResetB removal time	$T_{TRSTREM}$	-1.21	-1.03	-0.76	-0.65	-1.03	-0.88	ns
ResetB recovery time	$T_{TRSTREC}$	-1.21	-1.03	-0.77	-0.65	-1.03	-0.88	ns
TCK maximum frequency	$F_{TCKMAX}$	25	21.25	25	21.25	25	21.25	MHz

### 2.3.23 System Controller SPI Characteristics

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

Parameter	Symbol	Entry/Exit Timing FCLK = 100MHz		Entry/Exit Timing FCLK = 3 MHz		
		150	050	All Devices	Unit	Conditions
Entry time	TFF_ENTRY	160	150	320	μs	eNVM and MSS/HPMS PLL = ON
		215	200	430	μs	eNVM and MSS/HPMS PLL = OFF
Exit time with respect to the MSS PLL Lock	TFF_EXIT	100	100	140	μs	eNVM and MSS/HPMS PLL = ON during F*F
		136	120	190	μs	eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit
		200	200	285	μs	eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit
		200	200	285	μs	eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit