

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 56520 |
| Total RAM Bits | 1869824 |
| Number of I/O | 267 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 484-BGA |
| Supplier Device Package | 484-FPBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-fg484 |

Contents

| | |
|--|----------|
| 1 Revision History | 1 |
| 1.1 Revision 11.0 | 1 |
| 1.2 Revision 10.0 | 1 |
| 1.3 Revision 9.0 | 1 |
| 1.4 Revision 8.0 | 2 |
| 1.5 Revision 7.0 | 2 |
| 1.6 Revision 6.0 | 2 |
| 1.7 Revision 5.0 | 2 |
| 1.8 Revision 4.0 | 2 |
| 1.9 Revision 3.0 | 3 |
| 1.10 Revision 2.0 | 3 |
| 1.11 Revision 1.0 | 3 |
| 2 IGLOO2 FPGA and SmartFusion2 SoC FPGA | 4 |
| 2.1 Device Status | 4 |
| 2.2 References | 5 |
| 2.3 Electrical Specifications | 5 |
| 2.3.1 Operating Conditions | 5 |
| 2.3.2 Power Consumption | 12 |
| 2.3.3 Average Fabric Temperature and Voltage Derating Factors | 14 |
| 2.3.4 Timing Model | 15 |
| 2.3.5 User I/O Characteristics | 17 |
| 2.3.6 Logic Element Specifications | 75 |
| 2.3.7 Global Resource Characteristics | 78 |
| 2.3.8 FPGA Fabric SRAM | 79 |
| 2.3.9 Programming Times | 94 |
| 2.3.10 Math Block Timing Characteristics | 103 |
| 2.3.11 Embedded NVM (eNVM) Characteristics | 104 |
| 2.3.12 SRAM PUF | 105 |
| 2.3.13 Non-Deterministic Random Bit Generator (NRBG) Characteristics | 106 |
| 2.3.14 Cryptographic Block Characteristics | 106 |
| 2.3.15 Crystal Oscillator | 107 |
| 2.3.16 On-Chip Oscillator | 109 |
| 2.3.17 Clock Conditioning Circuits (CCC) | 110 |
| 2.3.18 JTAG | 112 |
| 2.3.19 System Controller SPI Characteristics | 113 |
| 2.3.20 Power-up to Functional Times | 114 |
| 2.3.21 DEVRST_N Characteristics | 116 |
| 2.3.22 DEVRST_N to Functional Times | 116 |
| 2.3.23 Flash*Freeze Timing Characteristics | 119 |
| 2.3.24 DDR Memory Interface Characteristics | 120 |
| 2.3.25 SFP Transceiver Characteristics | 120 |
| 2.3.26 SerDes Electrical and Timing AC and DC Characteristics | 121 |
| 2.3.27 SmartFusion2 Specifications | 123 |
| 2.3.28 CAN Controller Characteristics | 128 |
| 2.3.29 USB Characteristics | 128 |
| 2.3.30 MMUART Characteristics | 129 |
| 2.3.31 IGLOO2 Specifications | 129 |

Tables

| | | |
|----------|--|----|
| Table 1 | IGLOO2 and SmartFusion2 Design Security Densities | 4 |
| Table 2 | IGLOO2 and SmartFusion2 Data Security Densities | 4 |
| Table 3 | Absolute Maximum Ratings | 5 |
| Table 4 | Recommended Operating Conditions | 6 |
| Table 5 | FPGA Operating Limits | 7 |
| Table 6 | Embedded Operating Flash Limits | 8 |
| Table 7 | Device Storage Temperature and Retention | 8 |
| Table 8 | High Temperature Data Retention (HTR) Lifetime | 8 |
| Table 9 | Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices | 10 |
| Table 10 | Quiescent Supply Current Characteristics | 12 |
| Table 11 | SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.2$ V) – Typical Process | 12 |
| Table 12 | Currents During Program Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process | 13 |
| Table 13 | Currents During Verify Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process | 13 |
| Table 14 | SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.26$ V) – Worst-Case Process | 13 |
| Table 15 | Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays | 14 |
| Table 16 | Inrush Currents at Power up, $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$ – Typical Process | 14 |
| Table 17 | Timing Model Parameters | 15 |
| Table 18 | Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions | 19 |
| Table 19 | Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions | 20 |
| Table 20 | Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions | 20 |
| Table 21 | Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions | 20 |
| Table 22 | Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions | 21 |
| Table 23 | Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions | 21 |
| Table 24 | Input Capacitance, Leakage Current, and Ramp Time | 22 |
| Table 25 | I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank | 22 |
| Table 26 | I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank | 23 |
| Table 27 | I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank | 23 |
| Table 28 | Schmitt Trigger Input Hysteresis | 23 |
| Table 29 | LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only) | 24 |
| Table 30 | LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 31 | LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 32 | LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 33 | LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only) | 24 |
| Table 34 | LVTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 25 |
| Table 35 | LVTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 25 |
| Table 36 | LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only) | 25 |
| Table 37 | LVTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank | 25 |
| Table 38 | LVCMOS 2.5 V DC Recommended DC Operating Conditions | 26 |
| Table 39 | LVCMOS 2.5 V DC Input Voltage Specification | 26 |
| Table 40 | LVCMOS 2.5 V DC Output Voltage Specification | 26 |
| Table 41 | LVCMOS 2.5 V AC Minimum and Maximum Switching Speed | 26 |
| Table 42 | LVCMOS 2.5 V AC Calibrated Impedance Option | 26 |
| Table 43 | LVCMOS 2.5 V Receiver Characteristics (Input Buffers) | 27 |
| Table 44 | LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers) | 27 |
| Table 45 | LVCMOS 2.5 V AC Test Parameter Specifications | 27 |
| Table 46 | LVCMOS 2.5 V Transmitter Drive Strength Specifications | 27 |
| Table 47 | LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers) | 28 |
| Table 48 | LVCMOS 1.8 V DC Recommended Operating Conditions | 29 |
| Table 49 | LVCMOS 1.8 V DC Input Voltage Specification | 29 |
| Table 50 | LVCMOS 1.8 V DC Output Voltage Specification | 29 |

- Added [Table 244](#), page 94 and [Table 256](#), page 99 (SAR 73971).
- Updated the [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 71171).
- Added the [DEVRST_N Characteristics](#), page 116 (SAR 64100, 72103).
- Added [Table 298](#), page 122 (SAR 71897).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, and [Table 27](#), page 23 (SAR 74570).
- Added 060 devices in [Table 277](#), page 107, [Table 278](#), page 108, and [Table 279](#), page 108 (SAR 57898).
- Updated duty cycle parameter of crystal in [Table 280](#), page 109 and [Table 281](#), page 109 (SAR 57898).
- Added 32 KHz mode PLL acquisition time in [Table 282](#), page 110 (SAR 68281).
- Updated [Table 293](#), page 119 for 060 devices (SAR 57828).
- Updated [Table 297](#), page 122 for CID value (SAR 70878).

1.4

Revision 8.0

The following is a summary of the changes in revision 8.0 of this document.

- Updated [Table 11](#), page 12 (SAR 69218).
- Updated [Table 12](#), page 13 (SAR 69218).
- Updated [Table 283](#), page 111 (SAR 69000).

1.5

Revision 7.0

The following is a summary of the changes in revision 7.0 of this document.

- Updated [Table 1](#), page 4 (SAR 68620).

1.6

Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- Updated [Table 5](#), page 7 (SAR 65949).
- Updated [Table 9](#), page 10 (SAR 62995).
- Updated [Table 123](#), page 47 and [Table 133](#), page 49 (SAR 67210).
- Added [Embedded NVM \(eNVM\) Characteristics](#), page 104 (SAR 52509).
- Updated [Table 277](#), page 107 (SAR 64855).
- Updated [Table 282](#), page 110 (SAR 65958 and SAR 56666).
- Added [DDR Memory Interface Characteristics](#), page 120 (SAR 66223).
- Added [SFP Transceiver Characteristics](#), page 120 (SAR 63105).
- Updated [Table 302](#), page 123 and [Table 309](#), page 129 (SAR 66314).

1.7

Revision 5.0

The following is a summary of the changes in revision 5.0 of this document.

- Updated [Table 1](#), page 4.
- Updated [Table 4](#), page 6 for T_J symbol information.
- Updated [Table 5](#), page 7 (SAR 63109).
- Updated [Table 9](#), page 10.
- Updated [Table 282](#), page 110 (SAR 62012).
- Added [Table 290](#), page 116 (SAR 64100).
- Added [Table 306](#), page 128, [Table 307](#), page 128 (SAR 50424).

1.8

Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Updated [Table 1](#), page 4. Changed the Status of 090 devices to "Production" (SAR 62750).
- Updated [Figure 10](#), page 70. Removed inverter bubble from DDR_IN latch (SAR 61418).
- Updated [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 62836).

2.3.2 Power Consumption

The following sections describe the power consumptions of the devices.

2.3.2.1 Quiescent Supply Current

Table 10 • Quiescent Supply Current Characteristics

| Power Supplies/Blocks | Modes and Configurations | |
|---|--------------------------|--------------|
| | Non-Flash*Freeze | Flash*Freeze |
| FPGA Core | On | Off |
| V _{DD} /SERDES_[01]_VDD ¹ | On | On |
| V _{PP} /V _{PPNVM} | On | On |
| HPMS_MDDR_PLL_VDDA/FDDR_PLL_VDDA/ CCC_XX[01]_PLL_VDDA/PLL0_PLL1_HPMs_MDDR_VDD A | 0 V | 0 V |
| SERDES_[01]_PLL_VDDA ² | 0 V | 0 V |
| SERDES_[01]_L[0123]_VDDAPLL/VDD_2V5 ² | On | On |
| SERDES_[01]_L[0123]_VDDAIIO ² | On | On |
| V _{DDI} ^{3, 4} | On | On |
| V _{REF} x | On | On |
| MSSDDR CLK | 32 kHz | 32 kHz |
| RAM | On | Sleep state |
| System controller | 50 MHz | 50 MHz |
| 50 MHz oscillator (enable/disable) | Enable | Disabled |
| 1 MHz oscillator (enable/disable) | Disabled | Disabled |
| Crystal oscillator (enable/disable) | Disabled | Disabled |

1. SERDES_[01]_VDD Power Supply is shorted to V_{DD}.
2. SerDes and DDR blocks to be unused.
3. V_{DDI} has been set to ON for test conditions as described. Banks on the east side should always be powered with the appropriate V_{DDI} bank supplies. For details on bank power supplies, see “Recommendation for Unused Bank Supplies” table in the [AC393: SmartFusion2 and IGLOO2 Board Design Guidelines Application Note](#).
4. No Differential (that is to say, LVDS) I/Os or ODT attributes to be used.



Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current (V_{DD} = 1.2 V) – Typical Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|------------------|------|------|------|-------|-------|-------|-------|------|--------------------------------------|
| IDC1 | Non-Flash*Freeze | 6.2 | 6.9 | 8.9 | 13.1 | 15.3 | 15.4 | 27.5 | mA | Typical (T _J = 25 °C) |
| | | 24.0 | 28.4 | 40.6 | 67.8 | 80.6 | 81.4 | 144.7 | mA | Commercial (T _J = 85 °C) |
| | | 35.2 | 41.9 | 60.5 | 102.1 | 121.4 | 122.6 | 219.1 | mA | Industrial (T _J = 100 °C) |

2.3.5.3 Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The following figure shows the methodology of characterization illustrated by the enable path test point.

Figure 5 • Tristate Buffer for Enable Path Test Point



2.3.5.4 I/O Speeds

This section describes the maximum data rate summary of I/O in worst-case industrial conditions. See the individual I/O standards for operating conditions.

Table 18 • Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | DDRIO | Unit |
|------------------------|------|-------|-------|------|
| PCI 3.3 V | 630 | | | Mbps |
| LVTTL 3.3 V | 600 | | | Mbps |
| LVCMS 3.3 V | 600 | | | Mbps |
| LVCMS 2.5 V | 410 | 420 | 400 | Mbps |
| LVCMS 1.8 V | 295 | 400 | 400 | Mbps |
| LVCMS 1.5 V | 160 | 220 | 235 | Mbps |
| LVCMS 1.2 V | 120 | 160 | 200 | Mbps |
| LPDDR-LVCMS 1.8 V mode | | | 400 | Mbps |

Table 19 • Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | DDRIO | Unit |
|------------|------|-------|-------|------|
| LPDDR | | | 400 | Mbps |
| HSTL 1.5 V | | | 400 | Mbps |
| SSTL 2.5 V | 510 | 700 | 400 | Mbps |
| SSTL 1.8 V | | | 667 | Mbps |
| SSTL 1.5 V | | | 667 | Mbps |

Table 20 • Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | Unit |
|---------------------|------|-------|------|
| LVPECL (input only) | 900 | | Mbps |
| LVDS 3.3 V | 535 | | Mbps |
| LVDS 2.5 V | 535 | 700 | Mbps |
| RSDS | 520 | 700 | Mbps |
| BLVDS | 500 | | Mbps |
| MLVDS | 500 | | Mbps |
| Mini-LVDS | 520 | 700 | Mbps |

Table 21 • Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | DDRIO | Unit |
|--------------------------|-------|-------|-------|------|
| PCI 3.3 V | 315 | | | MHz |
| LVTTL 3.3 V | 300 | | | MHz |
| LVCMOS 3.3 V | 300 | | | MHz |
| LVCMOS 2.5 V | 205 | 210 | 200 | MHz |
| LVCMOS 1.8 V | 147.5 | 200 | 200 | MHz |
| LVCMOS 1.5 V | 80 | 110 | 118 | MHz |
| LVCMOS 1.2 V | 60 | 80 | 100 | MHz |
| LPDDR– LVCMOS 1.8 V mode | | | 200 | MHz |

Table 48 • LVC MOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers)

| Output Drive Selection | Slew Control | T _{DP} | | T _{ZL} | | T _{ZH} | | T _{HZ} ¹ | | T _{LZ} ¹ | | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
| | | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| 2 mA | Slow | 2.206 | 2.596 | 2.678 | 3.15 | 2.64 | 3.106 | 4.935 | 5.805 | 4.74 | 5.576 | ns |
| 4 mA | Slow | 1.835 | 2.159 | 2.242 | 2.637 | 2.256 | 2.654 | 5.413 | 6.368 | 5.15 | 6.059 | ns |
| 6 mA | Slow | 1.709 | 2.01 | 2.132 | 2.508 | 2.167 | 2.549 | 5.813 | 6.838 | 5.499 | 6.469 | ns |
| 8 mA | Slow | 1.63 | 1.918 | 1.958 | 2.303 | 2.012 | 2.367 | 6.226 | 7.324 | 5.816 | 6.842 | ns |
| 12 mA | Slow | 1.648 | 1.939 | 1.86 | 2.187 | 1.921 | 2.259 | 6.519 | 7.669 | 6.027 | 7.09 | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

2.3.5.8 1.8 V LVC MOS

LVC MOS 1.8 is a general standard for 1.8 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-7A.

Minimum and Maximum DC/AC Input and Output Levels Specification

Table 49 • LVC MOS 1.8 V DC Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|--|------------------|-------|-----|------|------|
| LVC MOS 1.8 V DC Recommended Operating Conditions | | | | | |
| Supply voltage | V _{DDI} | 1.710 | 1.8 | 1.89 | V |

Table 50 • LVC MOS 1.8 V DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|---|----------------------|-------------------------|-------------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V _{IH} (DC) | 0.65 × V _{DDI} | 1.89 | V |
| DC input logic high (for MSIO I/O bank) | V _{IH} (DC) | 0.65 × V _{DDI} | 3.45 | V |
| DC input logic low | V _{IL} (DC) | -0.3 | 0.35 × V _{DDI} | V |
| Input current high ¹ | I _{IH} (DC) | | | — |
| Input current low ¹ | I _{IL} (DC) | | | — |

1. See Table 24, page 22.

Table 51 • LVC MOS 1.8 V DC Output Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|----------------------|-----------------|-------------------------|------|------|
| DC output logic high | V _{OH} | V _{DDI} - 0.45 | | V |
| DC output logic low | V _{OL} | | 0.45 | V |

Table 52 • LVC MOS 1.8 V Minimum and Maximum AC Switching Speed

| Parameter | Symbol | Max | Unit | Conditions |
|---|------------------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) ¹ | D _{MAX} | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank) | D _{MAX} | 295 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) ¹ | D _{MAX} | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |

1. Maximum Data Rate applies for Drive Strength 8 mA and above, All Slews.

Table 57 • LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers)

| Output Drive Selection | Slew Control | T _{DP} | | T _{ZL} | | T _{ZH} | | T _{HZ} ¹ | | T _{LZ} ¹ | | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
| | | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| 2 mA | Slow | 4.234 | 4.981 | 3.646 | 4.29 | 4.245 | 4.995 | 4.908 | 5.774 | 4.434 | 5.216 | ns |
| | Medium | 3.824 | 4.498 | 3.282 | 3.861 | 3.834 | 4.511 | 4.625 | 5.441 | 4.116 | 4.843 | ns |
| | Medium fast | 3.627 | 4.267 | 3.111 | 3.66 | 3.637 | 4.279 | 4.481 | 5.272 | 3.984 | 4.687 | ns |
| | Fast | 3.605 | 4.241 | 3.097 | 3.644 | 3.615 | 4.253 | 4.472 | 5.262 | 3.973 | 4.674 | ns |
| 4 mA | Slow | 3.923 | 4.615 | 3.314 | 3.9 | 3.918 | 4.61 | 5.403 | 6.356 | 4.894 | 5.757 | ns |
| | Medium | 3.518 | 4.138 | 2.961 | 3.484 | 3.515 | 4.135 | 5.121 | 6.025 | 4.561 | 5.366 | ns |
| | Medium fast | 3.321 | 3.907 | 2.783 | 3.275 | 3.317 | 3.903 | 4.966 | 5.843 | 4.426 | 5.206 | ns |
| | Fast | 3.301 | 3.883 | 2.77 | 3.259 | 3.296 | 3.878 | 4.957 | 5.831 | 4.417 | 5.196 | ns |
| 6 mA | Slow | 3.71 | 4.364 | 3.104 | 3.652 | 3.702 | 4.355 | 5.62 | 6.612 | 5.08 | 5.977 | ns |
| | Medium | 3.333 | 3.921 | 2.779 | 3.27 | 3.325 | 3.913 | 5.346 | 6.289 | 4.777 | 5.62 | ns |
| | Medium fast | 3.155 | 3.712 | 2.62 | 3.083 | 3.146 | 3.702 | 5.21 | 6.13 | 4.657 | 5.479 | ns |
| | Fast | 3.134 | 3.688 | 2.608 | 3.068 | 3.125 | 3.677 | 5.202 | 6.12 | 4.648 | 5.468 | ns |
| 8 mA | Slow | 3.619 | 4.258 | 3.007 | 3.538 | 3.607 | 4.244 | 5.815 | 6.841 | 5.249 | 6.175 | ns |
| | Medium | 3.246 | 3.819 | 2.686 | 3.16 | 3.236 | 3.807 | 5.542 | 6.52 | 4.936 | 5.807 | ns |
| | Medium fast | 3.066 | 3.607 | 2.525 | 2.971 | 3.054 | 3.593 | 5.405 | 6.359 | 4.811 | 5.66 | ns |
| | Fast | 3.046 | 3.584 | 2.513 | 2.957 | 3.034 | 3.57 | 5.401 | 6.353 | 4.803 | 5.651 | ns |
| 10 mA | Slow | 3.498 | 4.115 | 2.878 | 3.386 | 3.481 | 4.096 | 6.046 | 7.113 | 5.444 | 6.404 | ns |
| | Medium | 3.138 | 3.692 | 2.569 | 3.023 | 3.126 | 3.678 | 5.782 | 6.803 | 5.129 | 6.034 | ns |
| | Medium fast | 2.966 | 3.489 | 2.414 | 2.841 | 2.951 | 3.472 | 5.666 | 6.665 | 5.013 | 5.897 | ns |
| | Fast | 2.945 | 3.464 | 2.401 | 2.826 | 2.93 | 3.448 | 5.659 | 6.658 | 5.003 | 5.886 | ns |
| 12 mA | Slow | 3.417 | 4.02 | 2.807 | 3.303 | 3.401 | 4.002 | 6.083 | 7.156 | 5.464 | 6.428 | ns |
| | Medium | 3.076 | 3.618 | 2.519 | 2.964 | 3.063 | 3.604 | 5.828 | 6.856 | 5.176 | 6.089 | ns |
| | Medium fast | 2.913 | 3.427 | 2.376 | 2.795 | 2.898 | 3.41 | 5.725 | 6.736 | 5.072 | 5.966 | ns |
| | Fast | 2.894 | 3.405 | 2.362 | 2.78 | 2.879 | 3.388 | 5.715 | 6.724 | 5.064 | 5.957 | ns |
| 16 mA | Slow | 3.366 | 3.96 | 2.751 | 3.237 | 3.348 | 3.939 | 6.226 | 7.324 | 5.576 | 6.56 | ns |
| | Medium | 3.03 | 3.565 | 2.47 | 2.906 | 3.017 | 3.55 | 5.981 | 7.036 | 5.282 | 6.214 | ns |
| | Medium fast | 2.87 | 3.377 | 2.328 | 2.739 | 2.854 | 3.358 | 5.895 | 6.935 | 5.18 | 6.094 | ns |
| | Fast | 2.853 | 3.357 | 2.314 | 2.723 | 2.837 | 3.338 | 5.889 | 6.929 | 5.177 | 6.09 | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------------|-------------------|-----------------------------|-----------------------------|------|
| AC input differential voltage | V_{DIFF} | $0.6 \times V_{\text{DDI}}$ | | V |
| AC differential cross point voltage | V_x | $0.4 \times V_{\text{DDI}}$ | $0.6 \times V_{\text{DDI}}$ | V |

Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)

| Parameter | Symbol | Max | Unit | Conditions |
|-------------------|------------------|-----|------|--------------------------------------|
| Maximum data rate | D_{MAX} | 400 | Mbps | AC loading: per JEDEC specifications |

Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)

| Parameter | Symbol | Typ | Unit | Conditions |
|--|------------------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | R_{REF} | 20, 42 | Ω | Reference resistor = 150 Ω |
| Effective impedance value (ODT) | R_{TT} | 50, 70, 150 | Ω | Reference resistor = 150 Ω |

Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)

| Parameter | Symbol | Typ | Unit |
|--|---------------------|-----|----------|
| Measuring/trip point for data path | V_{TRIP} | 0.9 | V |
| Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | R_{ENT} | 2K | Ω |
| Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | C_{ENT} | 5 | pF |
| Reference resistance for data test path for LPDDR (T_{DP}) | RTT_{TEST} | 50 | Ω |
| Capacitive loading for data path (T_{DP}) | C_{LOAD} | 5 | Ω |

AC Switching CharacteristicsWorst-case commercial conditions: $T_J = 85^{\circ}\text{C}$, $V_{\text{DD}} = 1.14$ V, worst-case V_{DDI} .**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

| On-Die Termination (ODT) | T_{PY} | | |
|--------------------------|-----------------|-------|----------|
| | -1 | -Std | Unit |
| Pseudo differential | None | 1.568 | 1.845 ns |
| True differential | None | 1.588 | 1.869 ns |

Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)

| | T_{DP} | T_{ENZL} | | T_{ENZH} | | T_{ENHZ} | | T_{ENLZ} | | Unit |
|--------------|-----------------|-------------------|-------|-------------------|-------|-------------------|-------|-------------------|-------|----------|
| | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | |
| Single-ended | 2.383 | 2.804 | 2.23 | 2.623 | 2.229 | 2.622 | 2.202 | 2.591 | 2.201 | 2.59 ns |
| Differential | 2.396 | 2.819 | 2.764 | 3.252 | 2.764 | 3.252 | 2.255 | 2.653 | 2.255 | 2.653 ns |

Table 215 • LVPECL DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|------------------|--------|-----|------|------|
| DC input voltage | V_I | 0 | 3.45 | V |

Table 216 • LVPECL DC Differential Voltage Specification

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------------------|-------------|-----|-----|-------|------|
| Input common mode voltage | V_{ICM} | 0.3 | | 2.8 | V |
| Input differential voltage | V_{IDIFF} | 100 | 300 | 1,000 | mV |

Table 217 • LVPECL Minimum and Maximum AC Switching Speeds

| Parameter | Symbol | Max | Unit |
|-------------------|-----------|-----|------|
| Maximum data rate | D_{MAX} | 900 | Mbps |

AC Switching Characteristics

Worst commercial-case conditions: $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$.

Table 218 • LVPECL Receiver Characteristics for MSIO I/O Bank

| On-Die Termination (ODT) | T_{PY} | | Unit |
|--------------------------|----------|-------|------|
| | -1 | -Std | |
| None | 2.572 | 3.025 | ns |
| 100 | 2.569 | 3.023 | ns |

2.3.8 I/O Register Specifications

This section describes input and output register specifications.

2.3.8.1 Input Register



Figure 6 • Timing Model for Input Register


Figure 9 • I/O Register Output Timing Diagram

The following table lists the output/enable propagation delays in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 220 • Output/Enable Data Register Propagation Delays

| Parameter | Symbol | Measuring Nodes (from, to) ¹ | -1 | -Std | Unit |
|--|---------------|--|-------|-------|------|
| Bypass delay of the output/enable register | T_{OBYP} | F, G or H, I | 0.353 | 0.415 | ns |
| Clock-to-Q of the output/enable register | T_{OCLKQ} | E, G or E, I | 0.263 | 0.309 | ns |
| Data setup time for the output/enable register | T_{OSUD} | A, E or J, E | 0.19 | 0.223 | ns |
| Data hold time for the output/enable register | T_{OHD} | A, E or J, E | 0 | 0 | ns |
| Enable setup time for the output/enable register | T_{OSUE} | B, E | 0.419 | 0.493 | ns |
| Enable hold time for the output/enable register | T_{OHE} | B, E | 0 | 0 | ns |
| Synchronous load setup time for the output/enable register | T_{OSUSL} | D, E | 0.196 | 0.231 | ns |
| Synchronous load hold time for the output/enable register | T_{OHSL} | D, E | 0 | 0 | ns |
| Asynchronous clear-to-q of the output/enable register ($ADn = 1$) | T_{OALn2Q} | C, G or C, I | 0.505 | 0.594 | ns |
| Asynchronous preset-to-q of the output/enable register ($ADn = 0$) | | C, G or C, I | 0.528 | 0.621 | ns |
| Asynchronous load removal time for the output/enable register | $T_{OREMALN}$ | C, E | 0 | 0 | ns |
| Asynchronous load recovery time for the output/enable register | $T_{ORECALN}$ | C, E | 0.034 | 0.04 | ns |
| Asynchronous load minimum pulse width for the output/enable register | T_{OWALN} | C, C | 0.304 | 0.357 | ns |
| Clock minimum pulse width high for the output/enable register | $T_{OCKMPWH}$ | E, E | 0.075 | 0.088 | ns |
| Clock minimum pulse width low for the output/enable register | $T_{OCKMPWL}$ | E, E | 0.159 | 0.187 | ns |

1. For the derating values at specific junction temperature and voltage supply levels, see Table 16, page 14 for derating values.

Figure 13 • Output DDR Timing Diagram**2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 222 • Output DDR Propagation Delays

| Symbol | Description | Measuring Nodes (from, to) | -1 | -Std | Unit |
|-----------------|--|-------------------------------|-------|-------|------|
| $T_{DDROCLKQ}$ | Clock-to-out of DDR for output DDR | E, G | 0.263 | 0.309 | ns |
| $T_{DDROSUDF}$ | Data_F data setup for output DDR | F, E | 0.143 | 0.168 | ns |
| $T_{DDROSUDR}$ | Data_R data setup for output DDR | A, E | 0.19 | 0.223 | ns |
| $T_{DDROHDF}$ | Data_F data hold for output DDR | F, E | 0 | 0 | ns |
| $T_{DDROHDR}$ | Data_R data hold for output DDR | A, E | 0 | 0 | ns |
| $T_{DDROSUE}$ | Enable setup for input DDR | B, E | 0.419 | 0.493 | ns |
| T_{DDROHE} | Enable hold for input DDR | B, E | 0 | 0 | ns |
| $T_{DDROSUSLN}$ | Synchronous load setup for input DDR | D, E | 0.196 | 0.231 | ns |
| $T_{DDROHSLN}$ | Synchronous load hold for input DDR | D, E | 0 | 0 | ns |
| $T_{DDROAL2Q}$ | Asynchronous load-to-out for output DDR | C, G | 0.528 | 0.621 | ns |
| $T_{DDROREM}$ | Asynchronous load removal time for output DDR | C, E | 0 | 0 | ns |
| $T_{DDRORECAL}$ | Asynchronous load recovery time for output DDR | C, E | 0.034 | 0.04 | ns |

2.3.12.2 FPGA Fabric Micro SRAM (μ SRAM)

The following table lists the μ SRAM in 64×18 mode in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 237 • μ SRAM (RAM64x18) in 64×18 Mode

| Parameter | Symbol | -1 | | -Std | |
|---|-----------------|------------|------------|-------------|------------|
| | | Min | Max | Min | Max |
| Read clock period | T_{CY} | 4 | 4 | | ns |
| Read clock minimum pulse width high | $T_{CLKMPWH}$ | 1.8 | 1.8 | | ns |
| Read clock minimum pulse width low | $T_{CLKMPWL}$ | 1.8 | 1.8 | | ns |
| Read pipeline clock period | T_{PLCY} | 4 | 4 | | ns |
| Read pipeline clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.8 | 1.8 | | ns |
| Read pipeline clock minimum pulse width low | $T_{PLCLKMPWL}$ | 1.8 | 1.8 | | ns |
| Read access time with pipeline register | T_{CLK2Q} | | 0.266 | 0.313 | ns |
| Read access time without pipeline register | | | 1.677 | 1.973 | ns |
| Read address setup time in synchronous mode | T_{ADDRSU} | 0.301 | 0.354 | | ns |
| Read address setup time in asynchronous mode | | 1.856 | 2.184 | | ns |
| Read address hold time in synchronous mode | T_{ADDRHD} | 0.091 | 0.107 | | ns |
| Read address hold time in asynchronous mode | | -0.778 | -0.915 | | ns |
| Read enable setup time | T_{RDENSU} | 0.278 | 0.327 | | ns |
| Read enable hold time | T_{RDENHD} | 0.057 | 0.067 | | ns |
| Read block select setup time | T_{BLKSU} | 1.839 | 2.163 | | ns |
| Read block select hold time | T_{BLKHD} | -0.65 | -0.765 | | ns |
| Read block select to out disable time (when pipelined register is disabled) | T_{BLK2Q} | | 2.036 | 2.396 | ns |
| Read asynchronous reset removal time (pipelined clock) | | -0.023 | -0.027 | | ns |
| Read asynchronous reset removal time (non-pipelined clock) | T_{RSTREM} | 0.046 | 0.054 | | ns |
| Read asynchronous reset recovery time (pipelined clock) | | 0.507 | 0.597 | | ns |
| Read asynchronous reset recovery time (non-pipelined clock) | T_{RSTREC} | 0.236 | 0.278 | | ns |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T_{R2Q} | | 0.839 | 0.987 | ns |
| Read synchronous reset setup time | T_{SRSTSU} | 0.271 | 0.319 | | ns |
| Read synchronous reset hold time | T_{SRSTHD} | 0.061 | 0.071 | | ns |
| Write clock period | T_{CCY} | 4 | 4 | | ns |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8 | 1.8 | | ns |
| Write clock minimum pulse width low | $T_{CCLKMPWL}$ | 1.8 | 1.8 | | ns |
| Write block setup time | T_{BLKCSU} | 0.404 | 0.476 | | ns |
| Write block hold time | T_{BLKCHD} | 0.007 | 0.008 | | ns |
| Write input data setup time | T_{DINCSU} | 0.115 | 0.135 | | ns |
| Write input data hold time | T_{DINCHD} | 0.15 | 0.177 | | ns |

Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode (continued)

| Parameter | Symbol | -1 | | -Std | | Unit |
|--------------------------------------|-----------------------|--------|-----|-------|-----|------|
| | | Min | Max | Min | Max | |
| Read synchronous reset hold time | T _{SRSTHD} | 0.061 | | 0.071 | | ns |
| Write clock period | T _{CCY} | 4 | | 4 | | ns |
| Write clock minimum pulse width high | T _{CCLKMPWH} | 1.8 | | 1.8 | | ns |
| Write clock minimum pulse width low | T _{CCLKMPWL} | 1.8 | | 1.8 | | ns |
| Write block setup time | T _{BLKCSU} | 0.404 | | 0.476 | | ns |
| Write block hold time | T _{BLKCHD} | 0.007 | | 0.008 | | ns |
| Write input data setup time | T _{DINCSU} | 0.115 | | 0.135 | | ns |
| Write input data hold time | T _{DINCHD} | 0.15 | | 0.177 | | ns |
| Write address setup time | T _{ADDRCSU} | 0.088 | | 0.104 | | ns |
| Write address hold time | T _{ADDRCHD} | 0.128 | | 0.15 | | ns |
| Write enable setup time | T _{WECSU} | 0.397 | | 0.467 | | ns |
| Write enable hold time | T _{WECHD} | -0.026 | | -0.03 | | ns |
| Maximum frequency | F _{MAX} | | 250 | | 250 | MHz |

The following table lists the μSRAM in 128 × 9 mode in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode

| Parameter | Symbol | -1 | | -Std | | Unit |
|---|------------------------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | |
| Read clock period | T _{CY} | 4 | | 4 | | ns |
| Read clock minimum pulse width high | T _{CLKMPWH} | 1.8 | | 1.8 | | ns |
| Read clock minimum pulse width low | T _{CLKMPWL} | 1.8 | | 1.8 | | ns |
| Read pipeline clock period | T _{PLCY} | 4 | | 4 | | ns |
| Read pipeline clock minimum pulse width high | T _{PLCLKMPWH} | 1.8 | | 1.8 | | ns |
| Read pipeline clock minimum pulse width low | T _{PLCLKMPWL} | 1.8 | | 1.8 | | ns |
| Read access time with pipeline register | T _{CLK2Q} | | 0.266 | | 0.313 | ns |
| Read access time without pipeline register | | | 1.677 | | 1.973 | ns |
| Read address setup time in synchronous mode | T _{ADDRSU} | 0.301 | | 0.354 | | ns |
| Read address setup time in asynchronous mode | | 1.856 | | 2.184 | | ns |
| Read address hold time in synchronous mode | T _{ADDRHD} | 0.091 | | 0.107 | | ns |
| Read address hold time in asynchronous mode | | -0.778 | | -0.915 | | ns |
| Read enable setup time | T _{RDENSU} | 0.278 | | 0.327 | | ns |
| Read enable hold time | T _{RDENHD} | 0.057 | | 0.067 | | ns |
| Read block select setup time | T _{BLKSU} | 1.839 | | 2.163 | | ns |
| Read block select hold time | T _{BLKHD} | -0.65 | | -0.765 | | ns |
| Read block select to out disable time (when pipelined register is disabled) | T _{BLK2Q} | | 2.036 | | 2.396 | ns |

Table 242 • μSRAM (RAM512x2) in 512 × 2 Mode (continued)

| Parameter | Symbol | -1 | | -Std | | Unit |
|--------------------------------------|-----------------------|-------|-----|-------|-----|------|
| | | Min | Max | Min | Max | |
| Write clock period | T _{CCY} | 4 | | 4 | | ns |
| Write clock minimum pulse width high | T _{CCLKMPWH} | 1.8 | | 1.8 | | ns |
| Write clock minimum pulse width low | T _{CCLKMPWL} | 1.8 | | 1.8 | | ns |
| Write block setup time | T _{BLKCSU} | 0.404 | | 0.476 | | ns |
| Write block hold time | T _{BLKCHD} | 0.007 | | 0.008 | | ns |
| Write input data setup time | T _{DINCSU} | 0.101 | | 0.118 | | ns |
| Write input data hold time | T _{DINCHD} | 0.137 | | 0.161 | | ns |
| Write address setup time | T _{ADDRCSU} | 0.088 | | 0.104 | | ns |
| Write address hold time | T _{ADDRCHD} | 0.247 | | 0.29 | | ns |
| Write enable setup time | T _{WECSU} | 0.397 | | 0.467 | | ns |
| Write enable hold time | T _{WECHD} | -0.03 | | -0.03 | | ns |
| Maximum frequency | F _{MAX} | | 250 | | 250 | MHz |

The following table lists the μSRAM in 1024 × 1 mode in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 243 • μSRAM (RAM1024x1) in 1024 × 1 Mode

| Parameter | Symbol | -1 | | -Std | | Unit |
|---|------------------------|-------|------|-------|------|------|
| | | Min | Max | Min | Max | |
| Read clock period | T _{CY} | 4 | | 4 | | ns |
| Read clock minimum pulse width high | T _{CLKMPWH} | 1.8 | | 1.8 | | ns |
| Read clock minimum pulse width low | T _{CLKMPWL} | 1.8 | | 1.8 | | ns |
| Read pipeline clock period | T _{PLCY} | 4 | | 4 | | ns |
| Read pipeline clock minimum pulse width high | T _{PLCLKMPWH} | 1.8 | | 1.8 | | ns |
| Read pipeline clock minimum pulse width low | T _{PLCLKMPWL} | 1.8 | | 1.8 | | ns |
| Read access time with pipeline register | T _{CLK2Q} | | 0.27 | | 0.31 | ns |
| Read access time without pipeline register | | | 1.78 | | 2.1 | ns |
| Read address setup time in synchronous mode | T _{ADDRSU} | 0.301 | | 0.354 | | ns |
| Read address setup time in asynchronous mode | | 1.978 | | 2.327 | | ns |
| Read address hold time in synchronous mode | T _{ADDRHD} | 0.137 | | 0.161 | | ns |
| Read address hold time in asynchronous mode | | -0.6 | | -0.71 | | ns |
| Read enable setup time | T _{RDENSU} | 0.278 | | 0.327 | | ns |
| Read enable hold time | T _{RDENHD} | 0.057 | | 0.067 | | ns |
| Read block select setup time | T _{BLKSU} | 1.839 | | 2.163 | | ns |
| Read block select hold time | T _{BLKHD} | -0.65 | | -0.77 | | ns |
| Read block select to out disable time (when pipelined register is disabled) | T _{BLK2Q} | | 2.16 | | 2.54 | ns |
| Read asynchronous reset removal time (pipelined clock) | T _{RSTREM} | -0.02 | | -0.03 | | ns |
| Read asynchronous reset removal time (non-pipelined clock) | | 0.046 | | 0.054 | | ns |

2.3.14 Math Block Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC math block supports 18×18 signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently. The following table lists the math blocks with all registers used in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 268 • Math Blocks with all Registers Used

| Parameter | Symbol | -1 | | -Std | | Unit |
|-------------------------------------|-----------------|------------|------------|-------------|------------|-------------|
| | | Min | Max | Min | Max | |
| Input, control register setup time | T_{MISU} | 0.149 | | 0.176 | | ns |
| Input, control register hold time | T_{MIHD} | 1.68 | | 1.976 | | ns |
| CDIN input setup time | $T_{MOCDINSU}$ | 0.185 | | 0.218 | | ns |
| CDIN input hold time | $T_{MOCDINHD}$ | 0.08 | | 0.094 | | ns |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | -0.419 | | -0.493 | | ns |
| Synchronous reset/enable hold time | $T_{MSRSTENHD}$ | 0.011 | | 0.013 | | ns |
| Asynchronous reset removal time | $T_{MARSTREM}$ | 0 | | 0 | | ns |
| Asynchronous reset recovery time | $T_{MARSTREC}$ | 0.088 | | 0.104 | | ns |
| Output register clock to out delay | T_{MOCQ} | | 0.232 | | 0.273 | ns |
| CLK minimum period | T_{MCLKMP} | 2.245 | | 2.641 | | ns |

The following table lists the math blocks with input bypassed and output registers used in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 269 • Math Block with Input Bypassed and Output Registers Used

| Parameter | Symbol | -1 | | -Std | | Unit |
|-------------------------------------|-----------------|------------|------------|-------------|------------|-------------|
| | | Min | Max | Min | Max | |
| Output register setup time | T_{MOSU} | 2.294 | | 2.699 | | ns |
| Output register hold time | T_{MOHD} | 1.68 | | 1.976 | | ns |
| CDIN input setup time | $T_{MOCDINSU}$ | 0.115 | | 0.136 | | ns |
| CDIN input hold time | $T_{MOCDINHD}$ | -0.444 | | -0.522 | | ns |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | -0.419 | | -0.493 | | ns |
| Synchronous reset/enable hold time | $T_{MSRSTENHD}$ | 0.011 | | 0.013 | | ns |
| Asynchronous reset removal time | $T_{MARSTREM}$ | 0 | | 0 | | ns |
| Asynchronous reset recovery time | $T_{MARSTREC}$ | 0.014 | | 0.017 | | ns |
| Output register clock to out delay | T_{MOCQ} | | 0.232 | | 0.273 | ns |
| CLK minimum period | T_{MCLKMP} | 2.179 | | 2.563 | | ns |

The following table lists the math blocks with input register used and output in bypass mode in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 270 • Math Block with Input Register Used and Output in Bypass Mode

| Parameter | Symbol | -1 | | -Std | | Unit |
|--------------------------------------|-----------------|------------|------------|-------------|------------|-------------|
| | | Min | Max | Min | Max | |
| Input register setup time | T_{MISU} | 0.149 | | 0.176 | | ns |
| Input register hold time | T_{MIHD} | 0.185 | | 0.218 | | ns |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | 0.08 | | 0.094 | | ns |
| Synchronous reset/enable hold time | $T_{MSRSTENHD}$ | -0.012 | | -0.014 | | ns |
| Asynchronous reset removal time | $T_{MARSTREM}$ | -0.005 | | -0.005 | | ns |
| Asynchronous reset recovery time | $T_{MARSTREC}$ | 0.088 | | 0.104 | | ns |
| Input register clock to output delay | T_{MICQ} | 2.52 | | 2.964 | ns | |
| CDIN to output delay | $T_{MCDIN2Q}$ | 1.951 | | 2.295 | ns | |

The following table lists the math blocks with input and output in bypass mode in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 271 • Math Block with Input and Output in Bypass Mode

| Parameter | Symbol | -1 | | -Std | | Unit |
|-----------------------|---------------|------------|------------|-------------|------------|-------------|
| | | Max | Max | Max | Max | |
| Input to output delay | T_{MIQ} | 2.568 | 3.022 | ns | | |
| CDIN to output delay | $T_{MCDIN2Q}$ | 1.951 | 2.295 | ns | | |

2.3.15 Embedded NVM (eNVM) Characteristics

The following table lists the eNVM read performance in worst-case conditions when $V_{DD} = 1.14\text{ V}$, $V_{PPNVM} = V_{PP} = 2.375\text{ V}$.

Table 272 • eNVM Read Performance

| Symbol | Description | Operating Temperature Range | | | | | |
|---------------|-----------------------------|------------------------------------|------------------|---------------|-------------|---------------|-------------|
| | | -1 | -Std | -1 | -Std | -1 | -Std |
| T_J | Junction temperature range | -55 °C to 125 °C | -40 °C to 100 °C | 0 °C to 85 °C | | 0 °C to 85 °C | °C |
| $F_{MAXREAD}$ | eNVM maximum read frequency | 25 | 25 | 25 | 25 | 25 | 25 MHz |

The following table lists the eNVM page programming in worst-case conditions when $V_{DD} = 1.14\text{ V}$, $V_{PPNVM} = V_{PP} = 2.375\text{ V}$.

Table 273 • eNVM Page Programming

| Symbol | Description | Operating Temperature Range | | | | | |
|---------------|----------------------------|------------------------------------|------------------|---------------|-------------|---------------|-------------|
| | | -1 | -Std | -1 | -Std | -1 | -Std |
| T_J | Junction temperature range | -55 °C to 125 °C | -40 °C to 100 °C | 0 °C to 85 °C | | 0 °C to 85 °C | °C |
| $T_{PAGEPGM}$ | eNVM page programming time | 40 | 40 | 40 | 40 | 40 | 40 ms |

Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|--|--------|-----|-----|-----|--------------------------------|--------------------------------|
| Startup time (with regard to stable oscillator output) | SUXTAL | | 0.8 | ms | 005, 010, 025, and 050 devices | 005, 010, 025, and 050 devices |
| | | | | | | 090 and 150 devices |

Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|--|------------|---------------------|-------|---------------------|------|-------------------------------------|
| Operating frequency | FXTAL | | 2 | | MHz | |
| Accuracy | ACCXTAL | | | 0.00105 | % | 050 devices |
| | | | | 0.003 | % | 005, 010, 025, 090, and 150 devices |
| | | | | 0.004 | % | 060 devices |
| Output duty cycle | CYCXTAL | 49–51 | 47–53 | | % | |
| Output period jitter (peak to peak) | JITPERXTAL | 1 | 5 | | ns | |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL | | 1 | 5 | ns | |
| Operating current | IDYNXTAL | | 0.3 | | mA | |
| Input logic level high | VIHXTAL | 0.9 V _{PP} | | | V | |
| Input logic level low | VILXTAL | | | 0.1 V _{PP} | V | |
| Startup time (with regard to stable oscillator output) | SUXTAL | | | 4.5 | ms | 010 and 050 devices |
| | | | | 5 | ms | 005 and 025 devices |
| | | | | 7 | ms | 090 and 150 devices |

Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|--|------------|---------------------|-------|---------------------|------|--|
| Operating frequency | FXTAL | | 32 | | kHz | |
| Accuracy | ACCXTAL | | | 0.004 | % | 005, 010, 025, 050, 060, and 090 devices |
| | | | | 0.005 | % | 150 devices |
| Output duty cycle | CYCXTAL | 49–51 | 47–53 | | % | |
| Output period jitter (peak to peak) | JITPERXTAL | 150 | 300 | | ns | |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL | 150 | 300 | | ns | |
| Operating current | IDYNXTAL | | | 0.044 | mA | 010 and 050 devices |
| | | | | 0.060 | mA | 005, 025, 060, 090, and 150 devices |
| Input logic level high | VIHXTAL | 0.9 V _{PP} | | | V | |
| Input logic level low | VILXTAL | | | 0.1 V _{PP} | V | |
| Startup time (with regard to stable oscillator output) | SUXTAL | | | 115 | ms | 005, 025, 050, 090, and 150 devices |
| | | | | 126 | ms | 010 devices |

2.3.22 JTAG


Table 284 • JTAG 1532 for 005, 010, 025, and 050 Devices

| Parameter | Symbol | 005 | | 010 | | 025 | | 050 | | Unit |
|-----------------------------|---------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| | | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| Clock to Q (data out) | T_{TCK2Q} | 7.47 | 8.79 | 7.73 | 9.09 | 7.75 | 9.12 | 7.89 | 9.28 | ns |
| Reset to Q (data out) | T_{RSTB2Q} | 7.65 | 9 | 6.43 | 7.56 | 6.13 | 7.21 | 7.40 | 8.70 | ns |
| Test data input setup time | T_{DISU} | -1.05 | -0.89 | -0.69 | -0.59 | -0.67 | -0.57 | -0.30 | -0.25 | ns |
| Test data input hold time | T_{DIHD} | 2.38 | 2.8 | 2.38 | 2.8 | 2.42 | 2.85 | 2.09 | 2.45 | ns |
| Test mode select setup time | T_{TMSSU} | -0.73 | -0.62 | -1.03 | -1.21 | -1.1 | -0.94 | 0.28 | 0.33 | ns |
| Test mode select hold time | T_{TMDHD} | 1.36 | 1.6 | 1.43 | 1.68 | 1.93 | 2.27 | 0.16 | 0.19 | ns |
| ResetB removal time | $T_{TRSTREM}$ | -0.77 | -0.65 | -1.08 | -0.92 | -1.33 | -1.13 | -0.45 | -0.38 | ns |
| ResetB recovery time | $T_{TRSTREC}$ | -0.76 | -0.65 | -1.07 | -0.91 | -1.34 | -1.14 | -0.45 | -0.38 | ns |
| TCK maximum frequency | F_{TCKMAX} | 25 | 21.25 | 25 | 21.25 | 25 | 21.25 | 25.00 | 21.25 | MHz |

Table 285 • JTAG 1532 for 060, 090, and 150 Devices

| Parameter | Symbol | 060 | | 090 | | 150 | | Unit |
|-----------------------------|---------------|-------|-------|-------|-------|-------|-------|------|
| | | -1 | -Std | -1 | -Std | -1 | -Std | |
| Clock to Q (data out) | T_{TCK2Q} | 8.38 | 9.86 | 8.96 | 10.54 | 8.66 | 10.19 | ns |
| Reset to Q (data out) | T_{RSTB2Q} | 8.54 | 10.04 | 7.75 | 9.12 | 8.79 | 10.34 | ns |
| Test data input setup time | T_{DISU} | -1.18 | -1 | -1.31 | -1.11 | -0.96 | -0.82 | ns |
| Test data input hold time | T_{DIHD} | 2.52 | 2.97 | 2.68 | 3.15 | 2.57 | 3.02 | ns |
| Test mode select setup time | T_{TMSSU} | -0.97 | -0.83 | -1.02 | -0.87 | -0.53 | -0.45 | ns |
| Test mode select hold time | T_{TMDHD} | 1.7 | 2 | 1.67 | 1.96 | 1.02 | 1.2 | ns |
| ResetB removal time | $T_{TRSTREM}$ | -1.21 | -1.03 | -0.76 | -0.65 | -1.03 | -0.88 | ns |
| ResetB recovery time | $T_{TRSTREC}$ | -1.21 | -1.03 | -0.77 | -0.65 | -1.03 | -0.88 | ns |
| TCK maximum frequency | F_{TCKMAX} | 25 | 21.25 | 25 | 21.25 | 25 | 21.25 | MHz |

2.3.23 System Controller SPI Characteristics

Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)

2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 306 • CAN Controller Characteristics

| Parameter | Description | -1 | -Std | Unit |
|-------------------------|--|------|------|------|
| FCANREFCLK ¹ | Internally sourced CAN reference clock frequency | 160 | 136 | MHz |
| BAUDCANMAX | Maximum CAN performance baud rate | 1 | 1 | Mbps |
| BAUDCANMIN | Minimum CAN performance baud rate | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 307 • USB Characteristics

| Parameter | Description | -1 | -Std | Unit |
|------------|--|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166 | 142 | MHz |
| TUSBCLK | USB clock period | 16.66 | 16.66 | ns |
| TUSBPD | Clock to USB data propagation delay | 9.0 | 9.0 | ns |
| TUSBSU | Setup time for USB data | 6.0 | 6.0 | ns |
| TUSBHD | Hold time for USB data | 0 | 0 | ns |