

Welcome to E-XFL.COM

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	56520
Total RAM Bits	1869824
Number of I/O	387
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2gl060-fg676i

Table 108 SSTL2 AC Differential Voltage Specifications . . . 44
Table 109 SSTL2 Minimum and Maximum AC Switching Speeds . . . 44
Table 110 SSTL2 AC Impedance Specifications . . . 44
Table 111 DDR1/SSTL2 AC Test Parameter Specifications . . . 44
Table 112 SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers) . . . 45
Table 113 DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers) . . . 45
Table 114 SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . . 45
Table 115 DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) . . . 45
Table 116 DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) . . . 45
Table 117 DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . . 45
Table 118 SSTL18 DC Recommended DC Operating Conditions . . . 46
Table 119 SSTL18 DC Input Voltage Specification . . . 46
Table 120 SSTL18 DC Output Voltage Specification . . . 46
Table 121 DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) . . . 46
Table 122 DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code . . . 47
Table 123 SSTL18 DC Differential Voltage Specification . . . 47
Table 124 SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only) . . . 47
Table 125 SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only) . . . 47
Table 126 SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only) . . . 47
Table 127 SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only) . . . 47
Table 128 SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only) . . . 48
Table 129 SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only) . . . 48
Table 130 DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers) . . . 48
Table 131 SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) . 49
Table 132 SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) . . . 49
Table 133 SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only) . . . 49
Table 134 SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only) . . . 49
Table 135 SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only) . . . 49
Table 136 DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only . . . 50
Table 137 DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers) . . . 50
Table 138 SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only) . . . 50
Table 139 LPDDR DC Recommended DC Operating Conditions . . . 51
Table 140 LPDDR DC Input Voltage Specification . . . 51
Table 141 LPDDR DC Output Voltage Specification Reduced Drive . . . 51
Table 142 LPDDR DC Output Voltage Specification Full Drive . . . 51
Table 143 LPDDR DC Differential Voltage Specification . . . 51
Table 144 LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes . . . 52
Table 145 LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers) . . . 52
Table 146 LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only) . . . 52
Table 147 LPDDR AC Specifications (for DDRIO I/O Bank Only) . . . 52
Table 148 LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only) . . . 52
Table 149 LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only) . . . 52
Table 150 LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions . . . 53
Table 151 LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification . . . 53
Table 152 LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification . . . 53
Table 153 LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds . . . 53
Table 154 LPDDR-LVCMOS 1.8 V Calibrated Impedance Option . . . 53
Table 155 LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers) . . . 53
Table 156 LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications . . . 54
Table 157 LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank . . . 54
Table 158 LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers) . . . 54
Table 159 LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) . . . 54
Table 160 LVDS Recommended DC Operating Conditions . . . 55

1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see Table 9, page 10 (SAR 62002).

1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- Table 1, page 4 was updated (SAR 59056).
- Table 7, page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – Table 5, page 7, Table 7, page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in Table 9, page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to Table 9, page 10 (SAR 59384).
- TQ144 package was added to Table 9, page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to Table 11, page 12 and Table 12, page 13 (SAR 59077).
- Table 13, page 13, Table 14, page 13, and Table 15, page 14 were added to verify Inrush currents (SAR 56348).
- Table 18, page 19 and Table 21, page 20 – I/O speeds were replaced.
- Max speed was changed in Table 41, page 26 (SAR 57221) and in Table 52, page 29 (SAR 57113).
- Minimum and Maximum DC/AC Input and Output Levels Specification, page 29 and Table 49, page 29–Table 57, page 31 were added.
- Added Cload to Table 89, page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement Table 123, page 47, Table 133, page 49, and Table 144, page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR_IN latch in Figure 10, page 70 (SAR 61418).
- QF waveform in Figure 11, page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in Table 237, page 86–Table 243, page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the Embedded NVM (eNVM) Characteristics, page 104 was added. Table 277, page 107–Table 281, page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to Table 282, page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in Table 282, page 110 and Table 283, page 111 (SAR 60799).
- Device 025 specifications were added to Table 283, page 111 (SAR 51625).
- JTAG Table 284, page 112 was replaced (SAR 51188).
- Flash*Freeze Table 293, page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in Table 300, page 123 and Table 301, page 123 (SAR 50748).
- Tir and Tif parameters were added to Table 303, page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.