



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	56520
Total RAM Bits	1869824
Number of I/O	200
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	325-TFBGA, FCBGA
Supplier Device Package	325-FCBGA (11x11)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl060ts-fcs325i">https://www.e-xfl.com/product-detail/microchip-technology/m2gl060ts-fcs325i</a>

# Figures

---

Figure 1	High Temperature Data Retention (HTR) .....	9
Figure 2	Timing Model .....	15
Figure 3	Input Buffer AC Loading .....	17
Figure 4	Output Buffer AC Loading .....	18
Figure 5	Tristate Buffer for Enable Path Test Point .....	19
Figure 6	Timing Model for Input Register .....	65
Figure 7	I/O Register Input Timing Diagram .....	66
Figure 8	Timing Model for Output/Enable Register .....	68
Figure 9	I/O Register Output Timing Diagram .....	69
Figure 10	Input DDR Module .....	70
Figure 11	Input DDR Timing Diagram .....	71
Figure 12	Output DDR Module .....	73
Figure 13	Output DDR Timing Diagram .....	74
Figure 14	LUT-4 .....	75
Figure 15	Sequential Module .....	76
Figure 16	Sequential Module Timing Diagram .....	77
Figure 17	Power-up to Functional Timing Diagram for SmartFusion2 .....	115
Figure 18	Power-up to Functional Timing Diagram for IGLOO2 .....	116
Figure 19	DEVRST_N to Functional Timing Diagram for SmartFusion2 .....	117
Figure 20	DEVRST_N to Functional Timing Diagram for IGLOO2 .....	119
Figure 21	I2C Timing Parameter Definition .....	125
Figure 22	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	128
Figure 23	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) .....	131

Table 51	LVC MOS 1.8 V Minimum and Maximum AC Switching Speed .....	29
Table 52	LVC MOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers) .....	29
Table 53	LVC MOS 1.8 V Receiver Characteristics (Input Buffers) .....	30
Table 54	LVC MOS 1.8 V AC Calibrated Impedance Option .....	30
Table 55	LVC MOS 1.8 V AC Test Parameter Specifications .....	30
Table 56	LVC MOS 1.8 V Transmitter Drive Strength Specifications .....	30
Table 57	LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers) .....	31
Table 58	LVC MOS 1.5 V DC Recommended Operating Conditions .....	32
Table 59	LVC MOS 1.5 V DC Input Voltage Specification .....	32
Table 60	LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank .....	32
Table 61	LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank .....	32
Table 62	LVC MOS 1.5 V DC Output Voltage Specification .....	33
Table 63	LVC MOS 1.5 V AC Minimum and Maximum Switching Speed .....	33
Table 64	LVC MOS 1.5 V AC Calibrated Impedance Option .....	33
Table 65	LVC MOS 1.5 V AC Test Parameter Specifications .....	33
Table 66	LVC MOS 1.5 V Transmitter Drive Strength Specifications .....	33
Table 67	LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers) ..	34
Table 68	LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) .....	34
Table 69	LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) .....	34
Table 70	LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) ..	34
Table 71	LVC MOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) ..	35
Table 72	LVC MOS 1.2 V DC Recommended DC Operating Conditions .....	36
Table 73	LVC MOS 1.2 V DC Input Voltage Specification .....	36
Table 74	LVC MOS 1.2 V DC Output Voltage Specification .....	36
Table 75	LVC MOS 1.2 V Minimum and Maximum AC Switching Speed .....	36
Table 76	LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) ..	36
Table 77	LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) ..	37
Table 78	LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) .....	37
Table 79	LVC MOS 1.2 V AC Calibrated Impedance Option .....	37
Table 80	LVC MOS 1.2 V AC Test Parameter Specifications .....	37
Table 81	LVC MOS 1.2 V Transmitter Drive Strength Specifications .....	37
Table 82	LVC MOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) .....	38
Table 83	LVC MOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) ..	38
Table 84	LVC MOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) ..	38
Table 85	PCI/PCI-X DC Recommended Operating Conditions .....	39
Table 86	PCI/PCI-X DC Input Voltage Specification .....	39
Table 87	PCI/PCI-X DC Output Voltage Specification .....	39
Table 88	PCI/PCI-X Minimum and Maximum AC Switching Speed .....	39
Table 89	PCI/PCI-X AC Test Parameter Specifications .....	39
Table 90	LVC MOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) ..	39
Table 91	PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers) .....	40
Table 92	PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers) .....	40
Table 93	HSTL Recommended DC Operating Conditions .....	40
Table 94	HSTL DC Input Voltage Specification .....	40
Table 95	HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only .....	41
Table 96	HSTL DC Differential Voltage Specification .....	41
Table 97	HSTL AC Differential Voltage Specifications .....	41
Table 98	HSTL Minimum and Maximum AC Switching Speed .....	41
Table 99	HSTL Impedance Specification .....	41
Table 100	HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) .....	42
Table 101	HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) .....	42
Table 102	HSTL AC Test Parameter Specification .....	42
Table 103	DDR1/SSTL2 DC Recommended Operating Conditions .....	43
Table 104	DDR1/SSTL2 DC Input Voltage Specification .....	43
Table 105	DDR1/SSTL2 DC Output Voltage Specification .....	43
Table 106	DDR1/SSTL2 DC Differential Voltage Specification .....	43
Table 107	SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers) .....	44

Table 161	LVDS DC Input Voltage Specification .....	55
Table 162	LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers) .....	56
Table 163	LVDS DC Output Voltage Specification .....	56
Table 164	LVDS DC Differential Voltage Specification .....	56
Table 165	LVDS Minimum and Maximum AC Switching Speed .....	56
Table 166	LVDS AC Impedance Specifications .....	56
Table 167	LVDS AC Test Parameter Specifications .....	56
Table 168	LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers) .....	57
Table 169	LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	57
Table 170	LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers) .....	57
Table 171	LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) .....	57
Table 172	LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) .....	57
Table 173	B-LVDS Recommended DC Operating Conditions .....	58
Table 174	B-LVDS DC Input Voltage Specification .....	58
Table 175	B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only) .....	58
Table 176	B-LVDS DC Differential Voltage Specification .....	58
Table 177	B-LVDS Minimum and Maximum AC Switching Speed .....	58
Table 178	B-LVDS AC Impedance Specifications .....	58
Table 179	B-LVDS AC Test Parameter Specifications .....	58
Table 180	B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers) .....	59
Table 181	B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers) .....	59
Table 182	B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers) .....	59
Table 183	M-LVDS Recommended DC Operating Conditions .....	59
Table 184	M-LVDS DC Input Voltage Specification .....	59
Table 185	M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers) .....	60
Table 186	M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only) .....	60
Table 187	M-LVDS Differential Voltage Specification .....	60
Table 188	M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank .....	60
Table 189	M-LVDS AC Impedance Specifications .....	60
Table 190	M-LVDS AC Test Parameter Specifications .....	60
Table 191	Mini-LVDS Recommended DC Operating Conditions .....	61
Table 192	Mini-LVDS DC Input Voltage Specification .....	61
Table 193	Mini-LVDS DC Output Voltage Specification .....	61
Table 194	Mini-LVDS DC Differential Voltage Specification .....	61
Table 195	Mini-LVDS Minimum and Maximum AC Switching Speed .....	61
Table 196	M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers) .....	61
Table 197	M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers) .....	61
Table 198	Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers) .....	62
Table 199	Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers) .....	62
Table 200	Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) .....	62
Table 201	Mini-LVDS AC Impedance Specifications .....	62
Table 202	Mini-LVDS AC Test Parameter Specifications .....	62
Table 203	RSDS Recommended DC Operating Conditions .....	63
Table 204	RSDS DC Input Voltage Specification .....	63
Table 205	RSDS DC Output Voltage Specification .....	63
Table 206	RSDS Differential Voltage Specification .....	63
Table 207	RSDS Minimum and Maximum AC Switching Speed .....	63
Table 208	RSDS AC Impedance Specifications .....	63
Table 209	RSDS AC Test Parameter Specifications .....	63
Table 210	RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers) .....	64
Table 211	RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers) .....	64
Table 212	RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers) .....	64
Table 213	RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) .....	64

where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JB}$  = Junction-to-board thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_B$  = Board temperature (measured 1.0 mm away from the package edge)
- $T_C$  = Case temperature
- $P$  = Total power dissipated by the device

**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices**

Device	Still Air	1.0 m/s	2.5 m/s	$\theta_{JB}$	$\theta_{JC}$	Unit
		$\theta_{JA}$				
<b>005</b>						
FG484	19.36	15.81	14.63	9.74	5.27	°C/W
VF256	41.30	38.16	35.30	28.41	3.94	°C/W
VF400	20.19	16.94	15.41	8.86	4.95	°C/W
TQ144	42.80	36.80	34.50	37.20	10.80	°C/W
<b>010</b>						
FG484	18.22	14.83	13.62	8.83	4.92	°C/W
VF256	37.36	34.26	31.45	24.84	7.89	°C/W
VF400	19.40	15.75	14.22	8.11	4.22	°C/W
TQ144	38.60	32.60	30.30	31.80	8.60	°C/W
<b>025</b>						
FG484	17.03	13.66	12.45	7.66	4.18	°C/W
VF256	33.85	30.59	27.85	21.63	6.13	°C/W
VF400	18.36	14.89	13.36	7.12	3.41	°C/W
FCS325	29.17	24.87	23.12	14.44	2.31	°C/W
<b>050</b>						
FG484	15.29	12.19	10.99	6.27	3.24	°C/W
FG896	14.70	12.50	10.90	7.20	4.90	°C/W
VF400	17.53	14.17	12.63	6.32	2.81	°C/W
FCS325	27.38	23.18	21.41	12.47	1.59	°C/W
<b>060</b>						
FG484	15.40	12.06	10.85	6.14	3.15	°C/W
FG676	15.49	12.21	11.06	7.07	3.87	°C/W
VF400	17.45	14.01	12.47	6.22	2.69	°C/W
FCS325	27.03	22.91	21.25	12.33	1.54	°C/W
<b>090</b>						
FG484	14.64	11.37	10.16	5.43	2.77	°C/W
FG676	14.52	11.19	10.37	6.17	3.24	°C/W
FCS325	26.63	22.26	20.13	14.24	2.50	°C/W

**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices (continued)**

Device	Still Air	1.0 m/s	2.5 m/s	$\theta_{JC}$	Unit
	$\theta_{JA}$	$\theta_{JB}$			
<b>150</b>					
FC1152	9.08	6.81	5.87	2.56	°C/W
FCS536	15.01	12.06	10.76	3.69	°C/W
FCV484	16.21	13.11	11.84	6.73	°C/W

### 2.3.1.2.1 Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in the actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package with another.

The maximum power dissipation allowed is calculated using EQ4.

$$\text{Maximum power allowed} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100 °C. EQ5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050T-FG896 package at commercial temperature and in still air, where:

$$\theta_{JA} = 14.7 \text{ °C/W} \text{ (taken from Table 9, page 10).}$$

$$T_A = 85 \text{ °C}$$

$$\text{Maximum power allowed} = \frac{100 \text{ °C} - 85 \text{ °C}}{14.7 \text{ °C/W}} = 1.088 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink may be attached to the top of the case, or the airflow inside the system must be increased.

### 2.3.1.2.2 Theta-JB

Junction-to-board thermal resistance ( $\theta_{JB}$ ) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from the junction to the board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

### 2.3.1.2.3 Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable to packages used with external heat sinks. Constant temperature is applied to the surface, which acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

### 2.3.1.3 ESD Performance

See [RT0001: Microsemi Corporation - SoC Products Reliability Report](#) for information about ESD.

**Table 46 • LVC MOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers) (continued)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
4 mA	Slow	3.095	3.641	2.705	3.182	3.088	3.633	4.738	5.575	4.348	5.116	ns
	Medium	2.825	3.324	2.488	2.927	2.823	3.321	4.492	5.285	4.063	4.781	ns
	Medium fast	2.701	3.178	2.384	2.804	2.698	3.173	4.364	5.135	3.945	4.642	ns
	Fast	2.69	3.165	2.377	2.796	2.687	3.161	4.359	5.129	3.94	4.636	ns
6 mA	Slow	2.919	3.434	2.491	2.93	2.902	3.414	5.085	5.983	4.674	5.5	ns
	Medium	2.65	3.118	2.279	2.681	2.642	3.108	4.845	5.701	4.375	5.148	ns
	Medium fast	2.529	2.975	2.176	2.56	2.521	2.965	4.724	5.558	4.259	5.011	ns
	Fast	2.516	2.96	2.168	2.551	2.508	2.95	4.717	5.55	4.251	5.002	ns
8 mA	Slow	2.863	3.368	2.427	2.855	2.844	3.346	5.196	6.114	4.769	5.612	ns
	Medium	2.599	3.058	2.217	2.608	2.59	3.047	4.952	5.827	4.471	5.261	ns
	Medium fast	2.483	2.921	2.114	2.487	2.473	2.91	4.832	5.685	4.364	5.134	ns
	Fast	2.467	2.902	2.106	2.478	2.457	2.89	4.826	5.678	4.348	5.116	ns
12 mA	Slow	2.747	3.232	2.296	2.701	2.724	3.204	5.39	6.342	4.938	5.81	ns
	Medium	2.493	2.934	2.102	2.473	2.483	2.921	5.166	6.078	4.65	5.471	ns
	Medium fast	2.382	2.803	2.006	2.36	2.371	2.789	5.067	5.962	4.546	5.349	ns
	Fast	2.369	2.787	1.999	2.352	2.357	2.773	5.063	5.958	4.538	5.339	ns
16 mA	Slow	2.677	3.149	2.213	2.604	2.649	3.116	5.575	6.56	5.08	5.977	ns
	Medium	2.432	2.862	2.028	2.386	2.421	2.848	5.372	6.32	4.801	5.649	ns
	Medium fast	2.324	2.734	1.937	2.278	2.311	2.718	5.297	6.233	4.7	5.531	ns
	Fast	2.313	2.721	1.929	2.269	2.3	2.706	5.296	6.231	4.699	5.529	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 47 • LVC MOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	3.48	4.095	3.855	4.534	3.785	4.453	2.12	2.494	3.45	4.059	ns
4 mA	Slow	2.583	3.039	3.042	3.579	3.138	3.691	4.143	4.874	4.687	5.513	ns
6 mA	Slow	2.392	2.815	2.669	3.139	2.82	3.317	4.909	5.775	5.083	5.98	ns
8 mA	Slow	2.309	2.717	2.565	3.017	2.74	3.223	5.812	6.837	5.523	6.497	ns
12 mA	Slow	2.333	2.745	2.437	2.867	2.626	3.089	6.131	7.213	5.712	6.72	ns
16 mA	Slow	2.412	2.838	2.335	2.747	2.533	2.979	6.54	7.694	6.007	7.067	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 72 • LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>	
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	Unit
2 mA	Slow	2.735	3.218	3.371	3.966	3.618	4.257	6.03	7.095	5.705	6.712 ns
4 mA	Slow	2.426	2.854	2.992	3.521	3.221	3.79	6.738	7.927	6.298	7.41 ns
6 mA	Slow	2.433	2.862	2.81	3.306	3.031	3.566	7.123	8.38	6.596	7.76 ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.10 1.2 V LVC MOS

LVC MOS 1.2 is a general standard for 1.2 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-12A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 73 • LVC MOS 1.2 V DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>DDI</sub>	1.140	1.2	1.26	V

**Table 74 • LVC MOS 1.2 V DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high (for MSIOD and DDRIO I/O banks)	V <sub>IH</sub> (DC)	0.65 × V <sub>DDI</sub>	1.26	V
DC input logic high (for MSIO I/O bank)	V <sub>IH</sub> (DC)	0.65 × V <sub>DDI</sub>	3.45	V
DC input logic low	V <sub>IL</sub> (DC)	-0.3	0.35 × V <sub>DDI</sub>	V
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)			
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)			

1. See Table 24, page 22.

**Table 75 • LVC MOS 1.2 V DC Output Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC output logic high	V <sub>OH</sub>	V <sub>DDI</sub> × 0.75		V
DC output logic low	V <sub>OL</sub>		V <sub>DDI</sub> × 0.25	V

**Table 76 • LVC MOS 1.2 V Minimum and Maximum AC Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	D <sub>MAX</sub>	200	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIO I/O bank)	D <sub>MAX</sub>	120	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIOD I/O bank)	D <sub>MAX</sub>	160	Mbps	AC loading: 17 pF load, maximum drive/slew

### 2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 139 • LPDDR DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max
Supply voltage	$V_{DDI}$	1.71	1.8	1.89
Termination voltage	$V_{TT}$	0.838	0.900	0.964
Input reference voltage	$V_{REF}$	0.838	0.900	0.964

**Table 140 • LPDDR DC Input Voltage Specification**

Parameter	Symbol	Min	Max
DC input logic high	$V_{IH}$ (DC)	$0.7 \times V_{DDI}$	1.89
DC input logic low	$V_{IL}$ (DC)	-0.3	$0.3 \times V_{DDI}$
Input current high <sup>1</sup>	$I_{IH}$ (DC)		
Input current low <sup>1</sup>	$I_{IL}$ (DC)		

1. See [Table 24](#), page 22.

**Table 141 • LPDDR DC Output Voltage Specification Reduced Drive**

Parameter	Symbol	Min	Max
DC output logic high	$V_{OH}$	$0.9 \times V_{DDI}$	
DC output logic low	$V_{OL}$		$0.1 \times V_{DDI}$
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	0.1	
Output minimum sink current	$I_{OL}$ at $V_{OL}$		-0.1

**Table 142 • LPDDR DC Output Voltage Specification Full Drive<sup>1</sup>**

Parameter	Symbol	Min	Max
DC output logic high	$V_{OH}$	$0.9 \times V_{DDI}$	
DC output logic low	$V_{OL}$		$0.1 \times V_{DDI}$
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	0.1	
Output minimum sink current	$I_{OL}$ at $V_{OL}$		-0.1

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

**Table 143 • LPDDR DC Differential Voltage Specification**

Parameter	Symbol	Min
DC input differential voltage	$V_{ID}$ (DC)	$0.4 \times V_{DDI}$

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{\text{DIFF}}$	$0.6 \times V_{\text{DDI}}$		V
AC differential cross point voltage	$V_x$	$0.4 \times V_{\text{DDI}}$	$0.6 \times V_{\text{DDI}}$	V

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{\text{MAX}}$	400	Mbps	AC loading: per JEDEC specifications

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	$R_{\text{REF}}$	20, 42	$\Omega$	Reference resistor = 150 $\Omega$
Effective impedance value (ODT)	$R_{\text{TT}}$	50, 70, 150	$\Omega$	Reference resistor = 150 $\Omega$

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	$V_{\text{TRIP}}$	0.9	V
Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$R_{\text{ENT}}$	2K	$\Omega$
Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$C_{\text{ENT}}$	5	pF
Reference resistance for data test path for LPDDR ( $T_{DP}$ )	$RTT_{\text{TEST}}$	50	$\Omega$
Capacitive loading for data path ( $T_{DP}$ )	$C_{\text{LOAD}}$	5	$\Omega$

**AC Switching Characteristics**Worst-case commercial conditions:  $T_J = 85^{\circ}\text{C}$ ,  $V_{\text{DD}} = 1.14$  V, worst-case  $V_{\text{DDI}}$ .**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

On-Die Termination (ODT)	$T_{\text{PY}}$		
	-1	-Std	Unit
Pseudo differential	None	1.568	1.845 ns
True differential	None	1.588	1.869 ns

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

	$T_{\text{DP}}$	$T_{\text{ENZL}}$		$T_{\text{ENZH}}$		$T_{\text{ENHZ}}$		$T_{\text{ENLZ}}$		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	
Single-ended	2.383	2.804	2.23	2.623	2.229	2.622	2.202	2.591	2.201	2.59 ns
Differential	2.396	2.819	2.764	3.252	2.764	3.252	2.255	2.653	2.255	2.653 ns

**Table 168 • LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>			Unit
	-1	-Std	Unit	
None	2.554	3.004	ns	
100	2.549	2.999	ns	

**Table 169 • LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2.136	2.513	2.416	2.842	2.402	2.825	2.423	2.85	2.409	2.833 ns

**Table 170 • LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
No pre-emphasis	1.61	1.893	1.749	2.058	1.735	2.041	1.897	2.231	1.866	2.195	ns
Min pre-emphasis	1.527	1.796	1.757	2.067	1.744	2.052	1.905	2.241	1.876	2.207	ns
Med pre-emphasis	1.496	1.76	1.765	2.077	1.751	2.06	1.914	2.252	1.884	2.216	ns

**LVDS33 AC Switching Characteristics****Table 171 • LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

On Die Termination (ODT)	T <sub>PY</sub>			Unit
	-1	-Std	Unit	
None	2.572	3.025	ns	
100	2.569	3.023	ns	

**Table 172 • LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
1.942	2.284	1.98	2.33	1.97	2.318	1.953	2.298	1.96	2.307 ns

**Table 198 • Mini-LVDS AC Impedance Specifications**

Parameter	Symbol	Typ	Unit
Termination resistance	R <sub>T</sub>	100	Ω

**Table 199 • Mini-LVDS AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V <sub>TRIP</sub>	Cross point	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF

**AC Switching Characteristics**

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V.

**Table 200 • Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		
	-1	-Std	Unit
None	2.855	3.359	ns
100	2.85	3.353	ns
None	2.602	3.061	ns
100	2.597	3.055	ns

**Table 201 • Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**


T <sub>DP</sub>	T <sub>ZL</sub>	T <sub>ZH</sub>	T <sub>HZ</sub>	T <sub>LZ</sub>	Unit
-1	-Std	-1	-Std	-1	-Std
2.097	2.467	2.308	2.715	2.296	2.701 1.964 2.31 1.949 2.293 ns


**Table 202 • Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

	T <sub>DP</sub>	T <sub>ZL</sub>	T <sub>ZH</sub>	T <sub>HZ</sub>	T <sub>LZ</sub>	Unit
	-1	-Std	-1	-Std	-1	-Std
No pre-emphasis	1.614	1.899	1.562	1.837	1.553	1.826 1.593 1.874 1.578 1.856 ns
Min pre-emphasis	1.604	1.887	1.745	2.053	1.731	2.036 1.892 2.225 1.861 2.189 ns
Med pre-emphasis	1.521	1.79	1.753	2.062	1.737	2.043 1.9 2.235 1.868 2.197 ns
Max pre-emphasis	1.492	1.754	1.762	2.073	1.745	2.052 1.91 2.247 1.876 2.206 ns

### 2.3.8.2 Output/Enable Register

Figure 8 • Timing Model for Output/Enable Register



**Figure 13 • Output DDR Timing Diagram****2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

Symbol	Description	Measuring Nodes (from, to)	-1	-Std	Unit
$T_{DDROCLKQ}$	Clock-to-out of DDR for output DDR	E, G	0.263	0.309	ns
$T_{DDROSUDF}$	Data_F data setup for output DDR	F, E	0.143	0.168	ns
$T_{DDROUDR}$	Data_R data setup for output DDR	A, E	0.19	0.223	ns
$T_{DDROHDF}$	Data_F data hold for output DDR	F, E	0	0	ns
$T_{DDROHDR}$	Data_R data hold for output DDR	A, E	0	0	ns
$T_{DDROSUE}$	Enable setup for input DDR	B, E	0.419	0.493	ns
$T_{DDROHE}$	Enable hold for input DDR	B, E	0	0	ns
$T_{DDROSUSLN}$	Synchronous load setup for input DDR	D, E	0.196	0.231	ns
$T_{DDROHSLN}$	Synchronous load hold for input DDR	D, E	0	0	ns
$T_{DDROAL2Q}$	Asynchronous load-to-out for output DDR	C, G	0.528	0.621	ns
$T_{DDROREM}$	Asynchronous load removal time for output DDR	C, E	0	0	ns
$T_{DDRORECAL}$	Asynchronous load recovery time for output DDR	C, E	0.034	0.04	ns

### 2.3.10.2 Timing Characteristics

The following table lists the combinatorial cell propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 223 • Combinatorial Cell Propagation Delays**

Combinatorial Cell	Equation	Symbol	-1	-Std	Unit
INV	$Y = !A$	$T_{PD}$	0.1	0.118	ns
AND2	$Y = A \cdot B$	$T_{PD}$	0.164	0.193	ns
NAND2	$Y = !(A \cdot B)$	$T_{PD}$	0.147	0.173	ns
OR2	$Y = A + B$	$T_{PD}$	0.164	0.193	ns
NOR2	$Y = !(A + B)$	$T_{PD}$	0.147	0.173	ns
XOR2	$Y = A \oplus B$	$T_{PD}$	0.164	0.193	ns
XOR3	$Y = A \oplus B \oplus C$	$T_{PD}$	0.225	0.265	ns
AND3	$Y = A \cdot B \cdot C$	$T_{PD}$	0.209	0.246	ns
AND4	$Y = A \cdot B \cdot C \cdot D$	$T_{PD}$	0.287	0.338	ns

### 2.3.10.3 Sequential Module

IGLOO2 and SmartFusion2 SoC FPGAs offer a separate flip-flop which can be used independently from the LUT. The flip-flop can be configured as a register or a latch and has a data input and optional enable, synchronous load (clear or preset), and asynchronous load (clear or preset).

**Figure 15 • Sequential Module**



**Table 241 • μSRAM (RAM256x4) in 256 × 4 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Write address hold time	T <sub>ADDRCHD</sub>	0.245		0.288		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.03		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250	250	MHz	

The following table lists the μSRAM in 512 × 2 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 242 • μSRAM (RAM512x2) in 512 × 2 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.27		0.31	ns
Read access time without pipeline register			1.76		2.08	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.96		2.306		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.137		0.161		ns
Read address hold time in asynchronous mode		-0.58		-0.68		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.77		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.14		2.52	ns
Read asynchronous reset removal time (pipelined clock)	T <sub>RSTREM</sub>	-0.02		-0.03		ns
Read asynchronous reset removal time (non-pipelined clock)		0.046		0.054		ns
Read asynchronous reset recovery time (pipelined clock)	T <sub>RSTREC</sub>	0.507		0.597		ns
Read asynchronous reset recovery time (non-pipelined clock)		0.236		0.278		ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T <sub>R2Q</sub>		0.83		0.98	ns
Read synchronous reset setup time	T <sub>SRSTSU</sub>	0.271		0.319		ns
Read synchronous reset hold time	T <sub>SRSTHD</sub>	0.061		0.071		ns

**Table 245 • JTAG Programming (eNVM Only)**

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	137536	39	4	Sec
010	274816	78	9	Sec
025	274816	78	9	Sec
050	278528	84	8	Sec
060	268480	76	8	Sec
090	544496	154	15	Sec
150	544496	155	15	Sec

**Table 246 • JTAG Programming (Fabric and eNVM)**

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	439296	59	11	Sec
010	842688	107	20	Sec
025	1497408	120	35	Sec
050	2695168	162	59	Sec
060	2686464	158	70	Sec
090	4190208	266	147	Sec
150	6682768	316	231	Sec

**Table 247 • 2 Step IAP Programming (Fabric Only)**

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	302672	4	17	6	Sec
010	568784	7	23	12	Sec
025	1223504	14	33	23	Sec
050	2424832	29	52	40	Sec
060	2418896	39	61	50	Sec
090	3645968	60	84	73	Sec
150	6139184	100	132	120	Sec

**Table 248 • 2 Step IAP Programming (eNVM Only)**

<b>M2S/M2GL</b>						
<b>Device</b>	<b>Image size Bytes</b>	<b>Authenticate</b>	<b>Program</b>	<b>Verify</b>	<b>Unit</b>	
005	137536	2	37	5	Sec	
010	274816	4	76	11	Sec	
025	274816	4	78	10	Sec	
050	278528	3	85	9	Sec	
060	268480	5	76	22	Sec	
090	544496	10	152	43	Sec	
150	544496	10	153	44	Sec	

**Table 249 • 2 Step IAP Programming (Fabric and eNVM)**

<b>M2S/M2GL</b>						
<b>Device</b>	<b>Image size Bytes</b>	<b>Authenticate</b>	<b>Program</b>	<b>Verify</b>	<b>Unit</b>	
005	439296	6	56	11	Sec	
010	842688	11	100	21	Sec	
025	1497408	19	113	32	Sec	
050	2695168	32	136	48	Sec	
060	2686464	43	137	70	Sec	
090	4190208	68	236	115	Sec	
150	6682768	109	286	162	Sec	

**Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

<b>M2S/M2GL</b>	<b>Image size Bytes</b>	<b>Authenticate</b>	<b>Program</b>	<b>Verify</b>	<b>Unit</b>
<b>Device</b>					
005	302672	6	19	8	Sec
010	568784	10	26	14	Sec
025	1223504	21	39	29	Sec
050	2424832	39	60	50	Sec
060	2418896	44	65	54	Sec
090	3645968	66	90	79	Sec
150	6139184	108	140	128	Sec

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

<b>M2S/M2GL</b>	<b>Image size Bytes</b>	<b>Authenticate</b>	<b>Program</b>	<b>Verify</b>	<b>Unit</b>
<b>Device</b>					
005	137536	3	42	4	Sec
010	274816	4	82	7	Sec
025	274816	4	82	8	Sec
050	278528	4	80	8	Sec
060	268480	6	80	8	Sec
090	544496	10	157	15	Sec

**Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	69	49	50	Sec
010	99	57	57	Sec
025	150	64	63	Sec
050	55 <sup>1</sup>	Not Supported	Not Supported	Sec
060	313	105	104	Sec
090	449	131	130	Sec
150	730	179	183	Sec

1. Auto programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	63	70	71	Sec
010	108	109	109	Sec
025	109	107	108	Sec
050	107	Not Supported	Not Supported	Sec
060	100	108	108	Sec
090	176	184	184	Sec
150	183	183	183	Sec

**Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	109	89	88	Sec
010	183	135	135	Sec
025	251	142	143	Sec
050	134	Not Supported	Not Supported	Sec
060	390	183	180	Sec
090	604	283	282	Sec
150	889	331	332	Sec

**Table 276 • Cryptographic Block Characteristics (continued)**

Service	Conditions	Timing	Unit
SHA256	512 bits	540	kbytes
	1024 bits	780	kbytes
	2048 bits	950	kbytes
	24 kbytes	1140	kbytes
HMAC	512 bytes	820	kbytes
	1024 bytes	890	kbytes
	2048 bytes	930	kbytes
	24 kbytes	980	kbytes
KeyTree		1.8	ms
Challenge-response	PUF = OFF	25	ms
	PUF = ON	7	ms
ECC point multiplication		590	ms
ECC point addition		8	ms

1. Using cypher block chaining (CBC) mode.

### 2.3.19 Crystal Oscillator

The following table describes the electrical characteristics of the crystal oscillator in the IGLOO2 FPGA and SmartFusion2 SoC FPGAs.

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Operating frequency	FXTAL		20		MHz	
Accuracy	ACCXTAL		0.0047	%	005, 010, 025, 050, 060, and 090 devices	
						0.0058 % 150 devices
Output duty cycle	CYCXTAL	49–51	47–53		%	
Output period jitter (peak to peak)	JITPERXTAL	200	300		ps	
Output cycle to cycle jitter (peak to peak)	JITCYCXTAL	200	300	ps	010, 025, 050, and 060 devices	
						250 410 ps 150 devices
						250 550 ps 005 and 090 devices
Operating current	IDYNXTAL	1.5		mA	010, 050, and 060 devices	
						1.65 mA 005, 025, 090, and 150 devices
Input logic level high	VIHXTAL	0.9 V <sub>PP</sub>		V		
Input logic level low	VILXTAL		0.1 V <sub>PP</sub>	V		

### 2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 308 • MMUART Characteristics**

Parameter	Description	-1	-Std	Unit
FMMUART_REF_CLK	Internally sourced MMUART reference clock frequency.	166	142	MHz
BAUDMMUARTTx	Maximum transmit baud rate	10.375	8.875	Mbps
BAUDMMUARTRx	Maximum receive baud rate	10.375	8.875	Mbps

### 2.3.35 IGLOO2 Specifications

#### 2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 309 • Maximum Frequency for HPMS Main Clock**

Symbol	Description	-1	-Std	Unit
HPMS_CLK	Maximum frequency for the HPMS main clock	166	142	MHz

#### 2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_0\_CLK. For timing parameter definitions, see [Figure 23](#), page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 310 • SPI Characteristics for All Devices**

Symbol	Description	Min	Typ	Max	Unit	Conditions
SPIFMAX	Maximum operating frequency of SPI interface			20	MHz	
sp1	SPI_[0 1]_CLK minimum period					
	SPI_[0 1]_CLK = PCLK/2	12			ns	
	SPI_[0 1]_CLK = PCLK/4	24.1			ns	
	SPI_[0 1]_CLK = PCLK/8	48.2			ns	
	SPI_[0 1]_CLK = PCLK/16	0.1			μs	
	SPI_[0 1]_CLK = PCLK/32	0.19			μs	
	SPI_[0 1]_CLK = PCLK/64	0.39			μs	
	SPI_[0 1]_CLK = PCLK/128	0.77			μs	