



Welcome to [E-XFL.COM](#)

### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 56520   |
| Total RAM Bits                 | 1869824   |
| Number of I/O                  | 207   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 2.625V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 400-LFBGA   |
| Supplier Device Package        | 400-VFBGA (17x17)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl060ts-vfg400">https://www.e-xfl.com/product-detail/microchip-technology/m2gl060ts-vfg400</a> |

# Contents

---

|  |          |
|--|----------|
| <b>1 Revision History .....</b>  | <b>1</b> |
| 1.1 Revision 11.0 .....  | 1        |
| 1.2 Revision 10.0 .....  | 1        |
| 1.3 Revision 9.0 .....   | 1        |
| 1.4 Revision 8.0 .....   | 2        |
| 1.5 Revision 7.0 .....   | 2        |
| 1.6 Revision 6.0 .....   | 2        |
| 1.7 Revision 5.0 .....   | 2        |
| 1.8 Revision 4.0 .....   | 2        |
| 1.9 Revision 3.0 .....   | 3        |
| 1.10 Revision 2.0 .....  | 3        |
| 1.11 Revision 1.0 .....  | 3        |
| <b>2 IGLOO2 FPGA and SmartFusion2 SoC FPGA .....</b>                       | <b>4</b> |
| 2.1 Device Status .....  | 4        |
| 2.2 References .....   | 5        |
| 2.3 Electrical Specifications .....  | 5        |
| 2.3.1 Operating Conditions .....   | 5        |
| 2.3.2 Power Consumption .....  | 12       |
| 2.3.3 Average Fabric Temperature and Voltage Derating Factors .....        | 14       |
| 2.3.4 Timing Model .....   | 15       |
| 2.3.5 User I/O Characteristics .....                                       | 17       |
| 2.3.6 Logic Element Specifications .....                                   | 75       |
| 2.3.7 Global Resource Characteristics .....                                | 78       |
| 2.3.8 FPGA Fabric SRAM .....   | 79       |
| 2.3.9 Programming Times .....  | 94       |
| 2.3.10 Math Block Timing Characteristics .....                             | 103      |
| 2.3.11 Embedded NVM (eNVM) Characteristics .....                           | 104      |
| 2.3.12 SRAM PUF .....  | 105      |
| 2.3.13 Non-Deterministic Random Bit Generator (NRBG) Characteristics ..... | 106      |
| 2.3.14 Cryptographic Block Characteristics .....                           | 106      |
| 2.3.15 Crystal Oscillator .....  | 107      |
| 2.3.16 On-Chip Oscillator .....  | 109      |
| 2.3.17 Clock Conditioning Circuits (CCC) .....                             | 110      |
| 2.3.18 JTAG .....  | 112      |
| 2.3.19 System Controller SPI Characteristics .....                         | 113      |
| 2.3.20 Power-up to Functional Times .....                                  | 114      |
| 2.3.21 DEVRST_N Characteristics .....                                      | 116      |
| 2.3.22 DEVRST_N to Functional Times .....                                  | 116      |
| 2.3.23 Flash*Freeze Timing Characteristics .....                           | 119      |
| 2.3.24 DDR Memory Interface Characteristics .....                          | 120      |
| 2.3.25 SFP Transceiver Characteristics .....                               | 120      |
| 2.3.26 SerDes Electrical and Timing AC and DC Characteristics .....        | 121      |
| 2.3.27 SmartFusion2 Specifications .....                                   | 123      |
| 2.3.28 CAN Controller Characteristics .....                                | 128      |
| 2.3.29 USB Characteristics .....   | 128      |
| 2.3.30 MMUART Characteristics .....  | 129      |
| 2.3.31 IGLOO2 Specifications .....   | 129      |

# Figures

---

|           |   |     |
|-----------|---|-----|
| Figure 1  | High Temperature Data Retention (HTR) .....                             | 9   |
| Figure 2  | Timing Model .....  | 15  |
| Figure 3  | Input Buffer AC Loading .....   | 17  |
| Figure 4  | Output Buffer AC Loading .....  | 18  |
| Figure 5  | Tristate Buffer for Enable Path Test Point .....                        | 19  |
| Figure 6  | Timing Model for Input Register .....                                   | 65  |
| Figure 7  | I/O Register Input Timing Diagram .....                                 | 66  |
| Figure 8  | Timing Model for Output/Enable Register .....                           | 68  |
| Figure 9  | I/O Register Output Timing Diagram .....                                | 69  |
| Figure 10 | Input DDR Module .....  | 70  |
| Figure 11 | Input DDR Timing Diagram .....  | 71  |
| Figure 12 | Output DDR Module .....   | 73  |
| Figure 13 | Output DDR Timing Diagram .....   | 74  |
| Figure 14 | LUT-4 .....   | 75  |
| Figure 15 | Sequential Module .....   | 76  |
| Figure 16 | Sequential Module Timing Diagram .....                                  | 77  |
| Figure 17 | Power-up to Functional Timing Diagram for SmartFusion2 .....            | 115 |
| Figure 18 | Power-up to Functional Timing Diagram for IGLOO2 .....                  | 116 |
| Figure 19 | DEVRST_N to Functional Timing Diagram for SmartFusion2 .....            | 117 |
| Figure 20 | DEVRST_N to Functional Timing Diagram for IGLOO2 .....                  | 119 |
| Figure 21 | I2C Timing Parameter Definition .....                                   | 125 |
| Figure 22 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) ..... | 128 |
| Figure 23 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) ..... | 131 |

## 1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see [Table 9](#), page 10 (SAR 62002).

## 1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- [Table 1](#), page 4 was updated (SAR 59056).
- [Table 7](#), page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – [Table 5](#), page 7, [Table 7](#), page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in [Table 9](#), page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to [Table 9](#), page 10 (SAR 59384).
- TQ144 package was added to [Table 9](#), page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to [Table 11](#), page 12 and [Table 12](#), page 13 (SAR 59077).
- [Table 13](#), page 13, [Table 14](#), page 13, and [Table 15](#), page 14 were added to verify Inrush currents (SAR 56348).
- [Table 18](#), page 19 and [Table 21](#), page 20 – I/O speeds were replaced.
- Max speed was changed in [Table 41](#), page 26 (SAR 57221) and in [Table 52](#), page 29 (SAR 57113).
- [Minimum and Maximum DC/AC Input and Output Levels Specification](#), page 29 and [Table 49](#), page 29–[Table 57](#), page 31 were added.
- Added Cload to [Table 89](#), page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement [Table 123](#), page 47, [Table 133](#), page 49, and [Table 144](#), page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR\_IN latch in [Figure 10](#), page 70 (SAR 61418).
- QF waveform in [Figure 11](#), page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in [Table 237](#), page 86–[Table 243](#), page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the [Embedded NVM \(eNVM\) Characteristics](#), page 104 was added. [Table 277](#), page 107–[Table 281](#), page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to [Table 282](#), page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in [Table 282](#), page 110 and [Table 283](#), page 111 (SAR 60799).
- Device 025 specifications were added to [Table 283](#), page 111 (SAR 51625).
- JTAG [Table 284](#), page 112 was replaced (SAR 51188).
- Flash\*Freeze [Table 293](#), page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in [Table 300](#), page 123 and [Table 301](#), page 123 (SAR 50748).
- Tir and Tif parameters were added to [Table 303](#), page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

## 1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.

## 2.2 References

The following documents are recommended references:

- [PB0121: IGLOO2 Product Brief](#)
- [DS0124: IGLOO2 Pin Descriptions](#)
- [PB0115: SmartFusion2 SoC FPGA Product Brief](#)
- [DS0115: SmartFusion2 Pin Descriptions](#)

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

## 2.3 Electrical Specifications

### 2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

**Table 3 • Absolute Maximum Ratings**

| Parameter   | Symbol                      | Min  | Max  | Unit |
|---|-----------------------------|------|------|------|
| DC core supply voltage. Must always power this pin.   | V <sub>DD</sub>             | -0.3 | 1.32 | V    |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin.         | V <sub>PP</sub>             | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | MSS_MDDR_PLL_VDDA           | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | HPMS_MDDR_PLL_VDDA          | -0.3 | 3.63 | V    |
| Analog power pad for FDDR PLL   | FDDR_PLL_VDDA               | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | PLL0_PLL1_MSS_MDDR_VDDA     | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | PLL0_PLL1_HPMS_MDDR_VDDA    | -0.3 | 3.63 | V    |
| Analog power pad for PLL0–5   | CCC_XX[01]_PLL_VDDA         | -0.3 | 3.63 | V    |
| High supply voltage for PLL SerDes[01]  | SERDES_[01]_PLL_VDDA        | -0.3 | 3.63 | V    |
| Analog power for SerDes[01] PLL lane0 to lane3.<br>This is a 2.5 V SerDes internal PLL supply.            | SERDES_[01]_L[0123]_VDDAPLL | -0.3 | 2.75 | V    |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesI0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO  | -0.3 | 1.32 | V    |
| PCIe/PCS power supply   | SERDES_[01]_VDD             | -0.3 | 1.32 | V    |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank   | V <sub>DDIx</sub>           | -0.3 | 3.63 | V    |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks   | V <sub>DDIx</sub>           | -0.3 | 2.75 | V    |
| I/O Input voltage for MSIO I/O bank   | V <sub>I</sub>              | -0.3 | 3.63 | V    |
| I/O Input voltage for MSIOD/DDRIO I/O bank  | V <sub>I</sub>              | -0.3 | 2.75 | V    |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to V <sub>PP</sub> .   | V <sub>PPNVM</sub>          | -0.3 | 3.63 | V    |
| Storage temperature <sup>1</sup>  | T <sub>STG</sub>            | -65  | 150  | °C   |
| Junction temperature  | T <sub>J</sub>              | -55  | 135  | °C   |

- For flash programming and retention maximum limits, see Table 5, page 7. For recommended operating conditions, see Table 4, page 6.

**Table 4 • Recommended Operating Conditions**

| Parameter   | Symbol                          | Min   | Typ | Max   | Unit | Conditions  |
|---|---------------------------------|-------|-----|-------|------|-------------|
| Operating junction temperature  | $T_J$                           | 0     | 25  | 85    | °C   | Commercial  |
|   |                                 | -40   | 25  | 100   | °C   | Industrial  |
| Programming junction temperatures <sup>1</sup>  | $T_J$                           | 0     | 25  | 85    | °C   | Commercial  |
|   |                                 | -40   | 25  | 100   | °C   | Industrial  |
| DC core supply voltage.<br>Must always power this pin.  | $V_{DD}$                        | 1.14  | 1.2 | 1.26  | V    |             |
| Power supply for charge pumps<br>(for normal operation and<br>programming) for the 005, 010,<br>025, 050, 060 devices | $V_{PP}$                        | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Power supply for charge pumps (for<br>normal operation and programming)<br>for the 090 and 150 devices                | $V_{PP}$                        | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL   | MSS_MDDR_PLL_VDDA               | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL   | HPMS_MDDR_PLL_VDDA              | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for FDDR PLL   | FDDR_PLL_VDDA                   | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL   | PLL0_PLL1_MSS_MDDR_V<br>DDA     | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL   | PLL0_PLL1_HPMS_MDDR_<br>VDDA    | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for PLL0 to PLL5   | CCC_XX[01]_PLL_VDDA             | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| High supply voltage for PLL<br>SerDes[01]   | SERDES_[01]_PLL_VDDA            | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power for SerDes[01] PLL<br>Lane 0 to Lane 3. This is a 2.5 V<br>SerDes internal PLL supply.                   | SERDES_[01]_L[0123]_VD<br>DAPLL | 2.375 | 2.5 | 2.625 | V    |             |
| TX/RX analog I/O voltage. Low<br>voltage power for the lanes of<br>SerDesIF0. This is a 1.2 V SerDes<br>PMA supply.   | SERDES_[01]_L[0123]_VD<br>DAIO  | 1.14  | 1.2 | 1.26  | V    |             |
| PCIe/PCS power supply   | SERDES_[01]_VDD                 | 1.14  | 1.2 | 1.26  | V    |             |
| 1.2 V DC supply voltage   | $V_{DD1x}$                      | 1.14  | 1.2 | 1.26  | V    |             |
| 1.5 V DC supply voltage   | $V_{DD1x}$                      | 1.425 | 1.5 | 1.575 | V    |             |
| 1.8 V DC supply voltage   | $V_{DD1x}$                      | 1.71  | 1.8 | 1.89  | V    |             |
| 2.5 V DC supply voltage   | $V_{DD1x}$                      | 2.375 | 2.5 | 2.625 | V    |             |

where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JB}$  = Junction-to-board thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_B$  = Board temperature (measured 1.0 mm away from the package edge)
- $T_C$  = Case temperature
- $P$  = Total power dissipated by the device

**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices**

| Device     | Still Air | 1.0 m/s       | 2.5 m/s | $\theta_{JB}$ | $\theta_{JC}$ | Unit |
|------------|-----------|---------------|---------|---------------|---------------|------|
|            |           | $\theta_{JA}$ |         |               |               |      |
| <b>005</b> |           |               |         |               |               |      |
| FG484      | 19.36     | 15.81         | 14.63   | 9.74          | 5.27          | °C/W |
| VF256      | 41.30     | 38.16         | 35.30   | 28.41         | 3.94          | °C/W |
| VF400      | 20.19     | 16.94         | 15.41   | 8.86          | 4.95          | °C/W |
| TQ144      | 42.80     | 36.80         | 34.50   | 37.20         | 10.80         | °C/W |
| <b>010</b> |           |               |         |               |               |      |
| FG484      | 18.22     | 14.83         | 13.62   | 8.83          | 4.92          | °C/W |
| VF256      | 37.36     | 34.26         | 31.45   | 24.84         | 7.89          | °C/W |
| VF400      | 19.40     | 15.75         | 14.22   | 8.11          | 4.22          | °C/W |
| TQ144      | 38.60     | 32.60         | 30.30   | 31.80         | 8.60          | °C/W |
| <b>025</b> |           |               |         |               |               |      |
| FG484      | 17.03     | 13.66         | 12.45   | 7.66          | 4.18          | °C/W |
| VF256      | 33.85     | 30.59         | 27.85   | 21.63         | 6.13          | °C/W |
| VF400      | 18.36     | 14.89         | 13.36   | 7.12          | 3.41          | °C/W |
| FCS325     | 29.17     | 24.87         | 23.12   | 14.44         | 2.31          | °C/W |
| <b>050</b> |           |               |         |               |               |      |
| FG484      | 15.29     | 12.19         | 10.99   | 6.27          | 3.24          | °C/W |
| FG896      | 14.70     | 12.50         | 10.90   | 7.20          | 4.90          | °C/W |
| VF400      | 17.53     | 14.17         | 12.63   | 6.32          | 2.81          | °C/W |
| FCS325     | 27.38     | 23.18         | 21.41   | 12.47         | 1.59          | °C/W |
| <b>060</b> |           |               |         |               |               |      |
| FG484      | 15.40     | 12.06         | 10.85   | 6.14          | 3.15          | °C/W |
| FG676      | 15.49     | 12.21         | 11.06   | 7.07          | 3.87          | °C/W |
| VF400      | 17.45     | 14.01         | 12.47   | 6.22          | 2.69          | °C/W |
| FCS325     | 27.03     | 22.91         | 21.25   | 12.33         | 1.54          | °C/W |
| <b>090</b> |           |               |         |               |               |      |
| FG484      | 14.64     | 11.37         | 10.16   | 5.43          | 2.77          | °C/W |
| FG676      | 14.52     | 11.19         | 10.37   | 6.17          | 3.24          | °C/W |
| FCS325     | 26.63     | 22.26         | 20.13   | 14.24         | 2.50          | °C/W |

**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices (continued)**

| Device     | Still Air     | 1.0 m/s       | 2.5 m/s | $\theta_{JC}$ | Unit |
|------------|---------------|---------------|---------|---------------|------|
|            | $\theta_{JA}$ | $\theta_{JB}$ |         |               |      |
| <b>150</b> |               |               |         |               |      |
| FC1152     | 9.08          | 6.81          | 5.87    | 2.56          | °C/W |
| FCS536     | 15.01         | 12.06         | 10.76   | 3.69          | °C/W |
| FCV484     | 16.21         | 13.11         | 11.84   | 6.73          | °C/W |

### 2.3.1.2.1 Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in the actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package with another.

The maximum power dissipation allowed is calculated using EQ4.

$$\text{Maximum power allowed} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100 °C. EQ5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050T-FG896 package at commercial temperature and in still air, where:

$$\theta_{JA} = 14.7 \text{ °C/W} \text{ (taken from Table 9, page 10).}$$

$$T_A = 85 \text{ °C}$$

$$\text{Maximum power allowed} = \frac{100 \text{ °C} - 85 \text{ °C}}{14.7 \text{ °C/W}} = 1.088 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink may be attached to the top of the case, or the airflow inside the system must be increased.

### 2.3.1.2.2 Theta-JB

Junction-to-board thermal resistance ( $\theta_{JB}$ ) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from the junction to the board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

### 2.3.1.2.3 Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable to packages used with external heat sinks. Constant temperature is applied to the surface, which acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

### 2.3.1.3 ESD Performance

See [RT0001: Microsemi Corporation - SoC Products Reliability Report](#) for information about ESD.

### 2.3.5.7 2.5 V LVC MOS

LVC MOS 2.5 V is a general standard for 2.5 V applications and is supported in IGLOO2 FPGA and SmartFusion2 SoC FPGAs that are in compliance with the JEDEC specification JESD8-5A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 38 • LVC MOS 2.5 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 39 • LVC MOS 2.5 V DC Input Voltage Specification**

| Parameter   | Symbol        | Min  | Max   | Unit |
|---|---------------|------|-------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | 1.7  | 2.625 | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | 1.7  | 3.45  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3 | 0.7   | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |      |       |      |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |      |       |      |

1. See [Table 24](#), page 22.

**Table 40 • LVC MOS 2.5 V DC Output Voltage Specification**

| Parameter            | Symbol                | Min             | Max | Unit |
|----------------------|-----------------------|-----------------|-----|------|
| DC output logic high | $V_{OH}$ <sup>1</sup> | $V_{DDI} - 0.4$ | -   | V    |
| DC output logic low  | $V_{OL}$ <sup>2</sup> |                 | 0.4 | V    |

1. The VOH/VOL test points selected ensure compliance with LVC MOS 2.5 V JEDEC8-5A requirements.

**Table 41 • LVC MOS 2.5 V AC Minimum and Maximum Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions                                 |
|--|-----------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 410 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 420 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 42 • LVC MOS 2.5 V AC Calibrated Impedance Option**

| Parameter   | Symbol         | Typ                    | Unit     |
|---|----------------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{odt\_cal}$ | 75, 60, 50, 33, 25, 20 | $\Omega$ |

**Table 58 • LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 3.441           | 4.047 | 4.165           | 4.9   | 4.413           | 5.192 | 4.891                        | 5.755 | 5.138                        | 6.044 | ns   |
| 4 mA                   | Slow         | 3.218           | 3.786 | 3.642           | 4.284 | 3.941           | 4.636 | 5.665                        | 6.665 | 5.568                        | 6.551 | ns   |
| 6 mA                   | Slow         | 3.141           | 3.694 | 3.501           | 4.118 | 3.823           | 4.498 | 6.587                        | 7.75  | 6.032                        | 7.096 | ns   |
| 8 mA                   | Slow         | 3.165           | 3.723 | 3.319           | 3.904 | 3.654           | 4.298 | 6.898                        | 8.115 | 6.216                        | 7.313 | ns   |
| 10 mA                  | Slow         | 3.202           | 3.767 | 3.278           | 3.857 | 3.616           | 4.254 | 7.25                         | 8.529 | 6.435                        | 7.571 | ns   |
| 12 mA                  | Slow         | 3.277           | 3.855 | 3.175           | 3.736 | 3.519           | 4.139 | 7.392                        | 8.697 | 6.538                        | 7.692 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 59 • LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 2.725           | 3.206 | 3.316           | 3.901 | 3.484           | 4.099 | 5.204                        | 6.123 | 4.997                        | 5.88  | ns   |
| 4 mA                   | Slow         | 2.242           | 2.638 | 2.777           | 3.267 | 2.947           | 3.466 | 5.729                        | 6.74  | 5.448                        | 6.41  | ns   |
| 6 mA                   | Slow         | 1.995           | 2.347 | 2.466           | 2.901 | 2.63            | 3.094 | 6.372                        | 7.496 | 5.987                        | 7.043 | ns   |
| 8 mA                   | Slow         | 2.001           | 2.354 | 2.44            | 2.87  | 2.6             | 3.058 | 6.633                        | 7.804 | 6.193                        | 7.286 | ns   |
| 10 mA                  | Slow         | 2.025           | 2.382 | 2.312           | 2.719 | 2.47            | 2.906 | 6.94                         | 8.165 | 6.412                        | 7.544 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.9 1.5 V LVC MOS

LVC MOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 60 • LVC MOS 1.5 V DC Recommended Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max   | Unit |
|----------------|------------------|-------|-----|-------|------|
| Supply voltage | V <sub>DDI</sub> | 1.425 | 1.5 | 1.575 | V    |

**Table 61 • LVC MOS 1.5 V DC Input Voltage Specification**

| Parameter   | Symbol               | Min                     | Max                     | Unit |
|---|----------------------|-------------------------|-------------------------|------|
| DC input logic high for (MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.575                   | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         | -    |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         | -    |

1. See Table 24, page 22.

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 3.0\text{ V}$

**Table 91 • PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|--------------------------|----------|-------|-----------|-------|------|
|                          | -1       | -Std  | -1        | -Std  |      |
| None                     | 2.229    | 2.623 | 2.238     | 2.633 | ns   |

**Table 92 • PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**

| $T_{DP}$ | $T_{ZL}$ | $T_{ZH}$ | $T_{HZ}$ | $T_{LZ}$ |       |       |
|----------|----------|----------|----------|----------|-------|-------|
| -1       | -Std     | -1       | -Std     | -1       | -Std  | Unit  |
| 2.146    | 2.525    | 2.043    | 2.404    | 2.084    | 2.452 | 6.095 |
|          |          |          |          |          | 7.171 | 5.558 |
|          |          |          |          |          | 6.539 | ns    |

### 2.3.6 Memory Interface and Voltage Referenced I/O Standards

This section describes High-Speed Transceiver Logic (HSTL) memory interface and voltage reference I/O standards.

#### 2.3.6.1 High-Speed Transceiver Logic (HSTL)

The HSTL standard is a general purpose high-speed bus standard sponsored by IBM (EIA/JESD8-6). IGLOO2 FPGA and SmartFusion2 SoC FPGA devices support two classes of the 1.5 V HSTL. These differential versions of the standard require a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to DDRIO Bank Only)**

**Table 93 • HSTL Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.425 | 1.5   | 1.575 | V    |
| Termination voltage     | $V_{TT}$  | 0.698 | 0.750 | 0.803 | V    |
| Input reference voltage | $V_{REF}$ | 0.698 | 0.750 | 0.803 | V    |

**Table 94 • HSTL DC Input Voltage Specification**

| Parameter                       | Symbol        | Min             | Max             | Unit |
|---------------------------------|---------------|-----------------|-----------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.1$ | 1.575           | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3            | $V_{REF} - 0.1$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                 |                 |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                 |                 |      |

1. See Table 24, page 22.

**Table 107 • SSTL2 AC Differential Voltage Specifications**

| Parameter                           | Symbol                 | Min                          | Max                          | Unit |
|-------------------------------------|------------------------|------------------------------|------------------------------|------|
| AC input differential voltage       | V <sub>DIFF</sub> (AC) | 0.7                          |                              | V    |
| AC differential cross point voltage | V <sub>x</sub> (AC)    | 0.5 × V <sub>DDI</sub> - 0.2 | 0.5 × V <sub>DDI</sub> + 0.2 | V    |

**Table 108 • SSTL2 Minimum and Maximum AC Switching Speeds**

| Parameter                              | Symbol           | Max | Unit | Conditions                           |
|--|------------------|-----|------|--------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | D <sub>MAX</sub> | 400 | Mbps | AC loading: per JEDEC specifications |
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 575 | Mbps | AC loading: 17pF load                |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 700 | Mbps | AC loading: 3 pF / 50 Ω load         |
|  |                  | 510 | Mbps | AC loading: 17pF load                |

**Table 109 • SSTL2 AC Impedance Specifications**

| Parameter   | Typ    | Unit | Conditions                 |
|---|--------|------|----------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | 20, 42 | Ω    | Reference resistor = 150 Ω |

**Table 110 • DDR1/SSTL2 AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ  | Unit |
|---|-------------------|------|------|
| Measuring/trip point for data path  | V <sub>TRIP</sub> | 1.25 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K   | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5    | pF   |
| Reference resistance for data test path for SSTL2 Class I (T <sub>DP</sub> )                                | RTT_TEST          | 50   | Ω    |
| Reference resistance for data test path for SSTL2 Class II (T <sub>DP</sub> )                               | RTT_TEST          | 25   | Ω    |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5    | pF   |

**AC Switching Characteristics**Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V**Table 111 • SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | T <sub>PD</sub> |       |       | Unit |
|--------------------------|-----------------|-------|-------|------|
|                          | -1              | -Std  |       |      |
| Pseudo differential      | None            | 1.549 | 1.821 | ns   |
| True differential        | None            | 1.589 | 1.87  | ns   |

**Table 156 • LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point for data path  | V <sub>TRIP</sub> | 0.9 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K  | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5   | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5   | pF   |

**Table 157 • LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank**

| Output Drive Selection | V <sub>OH</sub> (V)<br>Min | V <sub>OL</sub> (V)<br>Max | I <sub>OH</sub> (at V <sub>OH</sub> ) mA | I <sub>OL</sub> (at V <sub>OL</sub> ) mA |
|------------------------|----------------------------|----------------------------|--|--|
| 2 mA                   | V <sub>DDI</sub> – 0.45    | 0.45                       | 2  | 2  |
| 4 mA                   | V <sub>DDI</sub> – 0.45    | 0.45                       | 4  | 4  |
| 6 mA                   | V <sub>DDI</sub> – 0.45    | 0.45                       | 6  | 6  |
| 8 mA                   | V <sub>DDI</sub> – 0.45    | 0.45                       | 8  | 8  |
| 10 mA                  | V <sub>DDI</sub> – 0.45    | 0.45                       | 10                                       | 10                                       |
| 12 mA                  | V <sub>DDI</sub> – 0.45    | 0.45                       | 12                                       | 12                                       |
| 16 mA <sup>1</sup>     | V <sub>DDI</sub> – 0.45    | 0.45                       | 16                                       | 16                                       |

1. 16 mA Drive Strengths, All SLEWS, meet LPDDR JEDEC electrical compliance.

**Table 158 • LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers)**

| ODT (On Die Termination) | -1    | -Std  | -1    | -Std | Unit |
|--------------------------|-------|-------|-------|------|------|
| None                     | 1.968 | 2.315 | 2.099 | 2.47 | ns   |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | slow         | 4.234           | 4.981 | 3.646           | 4.29  | 4.245           | 4.995 | 4.908                        | 5.774 | 4.434                        | 5.216 | ns   |
|                        | medium       | 3.824           | 4.498 | 3.282           | 3.861 | 3.834           | 4.511 | 4.625                        | 5.441 | 4.116                        | 4.843 | ns   |
|                        | medium_fast  | 3.627           | 4.267 | 3.111           | 3.66  | 3.637           | 4.279 | 4.481                        | 5.272 | 3.984                        | 4.687 | ns   |
|                        | fast         | 3.605           | 4.241 | 3.097           | 3.644 | 3.615           | 4.253 | 4.472                        | 5.262 | 3.973                        | 4.674 | ns   |
| 4 mA                   | slow         | 3.923           | 4.615 | 3.314           | 3.9   | 3.918           | 4.61  | 5.403                        | 6.356 | 4.894                        | 5.757 | ns   |
|                        | medium       | 3.518           | 4.138 | 2.961           | 3.484 | 3.515           | 4.135 | 5.121                        | 6.025 | 4.561                        | 5.366 | ns   |
|                        | medium_fast  | 3.321           | 3.907 | 2.783           | 3.275 | 3.317           | 3.903 | 4.966                        | 5.843 | 4.426                        | 5.206 | ns   |
|                        | fast         | 3.301           | 3.883 | 2.77            | 3.259 | 3.296           | 3.878 | 4.957                        | 5.831 | 4.417                        | 5.196 | ns   |
| 6 mA                   | slow         | 3.71            | 4.364 | 3.104           | 3.652 | 3.702           | 4.355 | 5.62                         | 6.612 | 5.08                         | 5.977 | ns   |
|                        | medium       | 3.333           | 3.921 | 2.779           | 3.27  | 3.325           | 3.913 | 5.346                        | 6.289 | 4.777                        | 5.62  | ns   |
|                        | medium_fast  | 3.155           | 3.712 | 2.62            | 3.083 | 3.146           | 3.702 | 5.21                         | 6.13  | 4.657                        | 5.479 | ns   |
|                        | fast         | 3.134           | 3.688 | 2.608           | 3.068 | 3.125           | 3.677 | 5.202                        | 6.12  | 4.648                        | 5.468 | ns   |
| 8 mA                   | slow         | 3.619           | 4.258 | 3.007           | 3.538 | 3.607           | 4.244 | 5.815                        | 6.841 | 5.249                        | 6.175 | ns   |

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 180 • B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       |      |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  | Unit |
| None                     | 2.738    | 3.221 | ns   |
| 100                      | 2.735    | 3.218 | ns   |

**Table 181 • B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       |      |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  | Unit |
| None                     | 2.495    | 2.934 | ns   |
| 100                      | 2.495    | 2.935 | ns   |

**Table 182 • B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |      | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|----------|-------|----------|-------|----------|------|----------|-------|----------|-------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std | -1       | -Std  | -1       | -Std  |      |
| 2.258    | 2.656 | 2.343    | 2.756 | 2.329    | 2.74 | 2.12     | 2.494 | 2.123    | 2.497 | ns   |

### 2.3.7.3 M-LVDS

M-LVDS specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum Input and Output Levels

**Table 183 • M-LVDS Recommended DC Operating Conditions**

| Parameter                   | Symbol    | Min   | Typ | Max   | Unit |
|-----------------------------|-----------|-------|-----|-------|------|
| Supply voltage <sup>1</sup> | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

1. Only M-LVDS TYPE I is supported.

**Table 184 • M-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>2</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.

The following table lists the 010 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 229 • 010 Device Global Resource**

| <b>Parameter</b>                  | <b>Symbol</b> | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|-----------------------------------|---------------|------------|------------|-------------|------------|-------------|
|                                   |               | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Input low delay for global clock  | $T_{RCKL}$    | 0.626      | 0.669      | 0.627       | 0.668      | ns          |
| Input high delay for global clock | $T_{RCKH}$    | 1.112      | 1.182      | 1.308       | 1.393      | ns          |
| Maximum skew for global clock     | $T_{RCKSW}$   |            | 0.07       |             | 0.085      | ns          |

The following table lists the 005 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 230 • 005 Device Global Resource**

| <b>Parameter</b>                  | <b>Symbol</b> | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|-----------------------------------|---------------|------------|------------|-------------|------------|-------------|
|                                   |               | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Input low delay for global clock  | $T_{RCKL}$    | 0.625      | 0.66       | 0.628       | 0.66       | ns          |
| Input high delay for global clock | $T_{RCKH}$    | 1.126      | 1.187      | 1.325       | 1.397      | ns          |
| Maximum skew for global clock     | $T_{RCKSW}$   |            | 0.061      |             | 0.072      | ns          |

## 2.3.12 FPGA Fabric SRAM

See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

### 2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 1K × 18 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18**

| <b>Parameter</b>                           | <b>Symbol</b>   | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--|-----------------|------------|------------|-------------|------------|-------------|
|  |                 | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Clock period                               | $T_{CY}$        | 2.5        |            | 2.941       |            | ns          |
| Clock minimum pulse width high             | $T_{CLKMPWH}$   | 1.125      |            | 1.323       |            | ns          |
| Clock minimum pulse width low              | $T_{CLKMPWL}$   | 1.125      |            | 1.323       |            | ns          |
| Pipelined clock period                     | $T_{PLCY}$      | 2.5        |            | 2.941       |            | ns          |
| Pipelined clock minimum pulse width high   | $T_{PLCLKMPWH}$ | 1.125      |            | 1.323       |            | ns          |
| Pipelined clock minimum pulse width low    | $T_{PLCLKMPWL}$ | 1.125      |            | 1.323       |            | ns          |
| Read access time with pipeline register    |                 |            | 0.334      |             | 0.393      | ns          |
| Read access time without pipeline register | $T_{CLK2Q}$     |            | 2.273      |             | 2.674      | ns          |
| Access time with feed-through write timing |                 |            | 1.529      |             | 1.799      | ns          |
| Address setup time                         | $T_{ADDRSU}$    | 0.441      |            | 0.519       |            | ns          |
| Address hold time                          | $T_{ADDRHD}$    | 0.274      |            | 0.322       |            | ns          |
| Data setup time                            | $T_{DSU}$       | 0.341      |            | 0.401       |            | ns          |
| Data hold time                             | $T_{DHD}$       | 0.107      |            | 0.126       |            | ns          |
| Block select setup time                    | $T_{BLKSU}$     | 0.207      |            | 0.244       |            | ns          |

The following table lists the RAM1K18 – two-port mode for depth × width configuration 512 × 36 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 236 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36**

| <b>Parameter</b>   | <b>Symbol</b>   | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--|-----------------|------------|------------|-------------|------------|-------------|
|  |                 | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Clock period   | $T_{CY}$        | 2.5        |            | 2.941       |            | ns          |
| Clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.125      |            | 1.323       |            | ns          |
| Clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.125      |            | 1.323       |            | ns          |
| Pipelined clock period   | $T_{PLCY}$      | 2.5        |            | 2.941       |            | ns          |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125      |            | 1.323       |            | ns          |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125      |            | 1.323       |            | ns          |
| Read access time with pipeline register                                |                 |            | 0.334      |             | 0.393      | ns          |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |            | 2.25       |             | 2.647      | ns          |
| Address setup time   | $T_{ADDRSU}$    | 0.313      |            | 0.368       |            | ns          |
| Address hold time  | $T_{ADDRHD}$    | 0.274      |            | 0.322       |            | ns          |
| Data setup time  | $T_{DSU}$       | 0.337      |            | 0.396       |            | ns          |
| Data hold time   | $T_{DHD}$       | 0.111      |            | 0.13        |            | ns          |
| Block select setup time  | $T_{BLKSU}$     | 0.207      |            | 0.244       |            | ns          |
| Block select hold time   | $T_{BLKHD}$     | 0.201      |            | 0.237       |            | ns          |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |            | 2.25       |             | 2.647      | ns          |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186      |            | 0.219       |            | ns          |
| Read enable setup time   | $T_{RDESU}$     | 0.449      |            | 0.528       |            | ns          |
| Read enable hold time  | $T_{RDEHD}$     | 0.167      |            | 0.197       |            | ns          |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248      |            | 0.291       |            | ns          |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102      |            | 0.12        |            | ns          |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |            | 1.506      |             | 1.772      | ns          |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506      |            | 0.595       |            | ns          |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004      |            | 0.005       |            | ns          |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301      |            | 0.354       |            | ns          |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | -0.279     |            | -0.328      |            | ns          |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327      |            | 0.385       |            | ns          |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282      |            | 0.332       |            | ns          |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226      |            | 0.265       |            | ns          |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036      |            | 0.043       |            | ns          |
| Write enable setup time  | $T_{WESU}$      | 0.39       |            | 0.458       |            | ns          |
| Write enable hold time   | $T_{WEHD}$      | 0.242      |            | 0.285       |            | ns          |
| Maximum frequency  | $F_{MAX}$       |            | 400        |             | 340        | MHz         |

**Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode (continued)**

| <b>Parameter</b>  | <b>Symbol</b>         | <b>-1</b>  |            | <b>-Std</b> |            |
|---|-----------------------|------------|------------|-------------|------------|
|   |                       | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |
| Read address hold time in synchronous mode  | T <sub>ADDRHD</sub>   | 0.091      | 0.107      |             | ns         |
| Read address hold time in asynchronous mode   |                       | -0.778     | -0.915     |             | ns         |
| Read enable setup time  | T <sub>RDENSU</sub>   | 0.278      | 0.327      |             | ns         |
| Read enable hold time   | T <sub>RDENHD</sub>   | 0.057      | 0.067      |             | ns         |
| Read block select setup time  | T <sub>BLKSU</sub>    | 1.839      | 2.163      |             | ns         |
| Read block select hold time   | T <sub>BLKHD</sub>    | -0.65      | -0.765     |             | ns         |
| Read block select to out disable time (when pipelined register is disabled)           | T <sub>BLK2Q</sub>    |            | 2.036      | 2.396       | ns         |
| Read asynchronous reset removal time (pipelined clock)                                |                       | -0.023     | -0.027     |             | ns         |
| Read asynchronous reset removal time (non-pipelined clock)                            | T <sub>RSTREM</sub>   | 0.046      | 0.054      |             | ns         |
| Read asynchronous reset recovery time (pipelined clock)                               |                       | 0.507      | 0.597      |             | ns         |
| Read asynchronous reset recovery time (non-pipelined clock)                           | T <sub>RSTREC</sub>   | 0.236      | 0.278      |             | ns         |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T <sub>R2Q</sub>      |            | 0.835      | 0.982       | ns         |
| Read synchronous reset setup time   | T <sub>SRSTSU</sub>   | 0.271      | 0.319      |             | ns         |
| Read synchronous reset hold time  | T <sub>SRSTHD</sub>   | 0.061      | 0.071      |             | ns         |
| Write clock period  | T <sub>CCY</sub>      | 4          | 4          |             | ns         |
| Write clock minimum pulse width high  | T <sub>CCLKMPWH</sub> | 1.8        | 1.8        |             | ns         |
| Write clock minimum pulse width low   | T <sub>CCLKMPWL</sub> | 1.8        | 1.8        |             | ns         |
| Write block setup time  | T <sub>BLKCSU</sub>   | 0.404      | 0.476      |             | ns         |
| Write block hold time   | T <sub>BLKCHD</sub>   | 0.007      | 0.008      |             | ns         |
| Write input data setup time   | T <sub>DINCSU</sub>   | 0.115      | 0.135      |             | ns         |
| Write input data hold time  | T <sub>DINCHD</sub>   | 0.15       | 0.177      |             | ns         |
| Write address setup time  | T <sub>ADDRCSU</sub>  | 0.088      | 0.104      |             | ns         |
| Write address hold time   | T <sub>ADDRCHD</sub>  | 0.128      | 0.15       |             | ns         |
| Write enable setup time   | T <sub>WECSU</sub>    | 0.397      | 0.467      |             | ns         |
| Write enable hold time  | T <sub>WECHD</sub>    | -0.026     | -0.03      |             | ns         |
| Maximum frequency   | F <sub>MAX</sub>      |            | 250        | 250         | MHz        |

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) (continued)**

| M2S/M2GL<br>Device | Image size<br>Bytes | Authenticate | Program | Verify | Unit |
|--------------------|---------------------|--------------|---------|--------|------|
| 150                | 544496              | 10           | 158     | 15     | Sec  |

**Table 252 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)**

| M2S/M2GL<br>Device | Image size<br>Bytes | Authenticate | Program | Verify | Unit |
|--------------------|---------------------|--------------|---------|--------|------|
| 005                | 439296              | 9            | 61      | 11     | Sec  |
| 010                | 842688              | 15           | 107     | 21     | Sec  |
| 025                | 1497408             | 26           | 121     | 35     | Sec  |
| 050                | 2695168             | 43           | 141     | 55     | Sec  |
| 060                | 2686464             | 48           | 143     | 60     | Sec  |
| 090                | 4190208             | 75           | 244     | 91     | Sec  |
| 150                | 6682768             | 117          | 296     | 141    | Sec  |

**Table 253 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

| M2S/M2GL<br>Device | Auto<br>Programming |               | Programming<br>Recovery |  | Unit |
|--------------------|---------------------|---------------|-------------------------|--|------|
|                    | 100 kHz             | 25 MHz        | 12.5 MHz                |  |      |
| 005                | 47                  | 27            | 28                      |  | Sec  |
| 010                | 77                  | 35            | 35                      |  | Sec  |
| 025                | 150                 | 42            | 41                      |  | Sec  |
| 050                | 33 <sup>1</sup>     | Not Supported | Not Supported           |  | Sec  |
| 060                | 291                 | 83            | 82                      |  | Sec  |
| 090                | 427                 | 109           | 108                     |  | Sec  |
| 150                | 708                 | 157           | 160                     |  | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

| M2S/M2GL<br>Device | Auto<br>Programming |               | Programming<br>Recovery |  | Unit |
|--------------------|---------------------|---------------|-------------------------|--|------|
|                    | 100 kHz             | 25 MHz        | 12.5 MHz                |  |      |
| 005                | 41                  | 48            | 49                      |  | Sec  |
| 010                | 86                  | 87            | 87                      |  | Sec  |
| 025                | 87                  | 85            | 86                      |  | Sec  |
| 050                | 85                  | Not Supported | Not Supported           |  | Sec  |
| 060                | 78                  | 86            | 86                      |  | Sec  |
| 090                | 154                 | 162           | 162                     |  | Sec  |

**Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

| M2S/M2GL Device | Auto Programming<br>100 kHz | Auto Update<br>25 MHz | Programming Recovery<br>12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005             | 69                          | 49                    | 50                               | Sec  |
| 010             | 99                          | 57                    | 57                               | Sec  |
| 025             | 150                         | 64                    | 63                               | Sec  |
| 050             | 55 <sup>1</sup>             | Not Supported         | Not Supported                    | Sec  |
| 060             | 313                         | 105                   | 104                              | Sec  |
| 090             | 449                         | 131                   | 130                              | Sec  |
| 150             | 730                         | 179                   | 183                              | Sec  |

1. Auto programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

| M2S/M2GL Device | Auto Programming<br>100 kHz | Auto Update<br>25 MHz | Programming Recovery<br>12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005             | 63                          | 70                    | 71                               | Sec  |
| 010             | 108                         | 109                   | 109                              | Sec  |
| 025             | 109                         | 107                   | 108                              | Sec  |
| 050             | 107                         | Not Supported         | Not Supported                    | Sec  |
| 060             | 100                         | 108                   | 108                              | Sec  |
| 090             | 176                         | 184                   | 184                              | Sec  |
| 150             | 183                         | 183                   | 183                              | Sec  |

**Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL Device | Auto Programming<br>100 kHz | Auto Update<br>25 MHz | Programming Recovery<br>12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005             | 109                         | 89                    | 88                               | Sec  |
| 010             | 183                         | 135                   | 135                              | Sec  |
| 025             | 251                         | 142                   | 143                              | Sec  |
| 050             | 134                         | Not Supported         | Not Supported                    | Sec  |
| 060             | 390                         | 183                   | 180                              | Sec  |
| 090             | 604                         | 283                   | 282                              | Sec  |
| 150             | 889                         | 331                   | 332                              | Sec  |

The following table lists the math blocks with input register used and output in bypass mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14 \text{ V}$ .

**Table 270 • Math Block with Input Register Used and Output in Bypass Mode**

| <b>Parameter</b>                     | <b>Symbol</b>   | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--------------------------------------|-----------------|------------|------------|-------------|------------|-------------|
|                                      |                 | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Input register setup time            | $T_{MISU}$      | 0.149      |            | 0.176       |            | ns          |
| Input register hold time             | $T_{MIHD}$      | 0.185      |            | 0.218       |            | ns          |
| Synchronous reset/enable setup time  | $T_{MSRSTENSU}$ | 0.08       |            | 0.094       |            | ns          |
| Synchronous reset/enable hold time   | $T_{MSRSTENHD}$ | -0.012     |            | -0.014      |            | ns          |
| Asynchronous reset removal time      | $T_{MARSTREM}$  | -0.005     |            | -0.005      |            | ns          |
| Asynchronous reset recovery time     | $T_{MARSTREC}$  | 0.088      |            | 0.104       |            | ns          |
| Input register clock to output delay | $T_{MICQ}$      | 2.52       |            | 2.964       | ns         |             |
| CDIN to output delay                 | $T_{MCDIN2Q}$   | 1.951      |            | 2.295       | ns         |             |

The following table lists the math blocks with input and output in bypass mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14 \text{ V}$ .

**Table 271 • Math Block with Input and Output in Bypass Mode**

| <b>Parameter</b>      | <b>Symbol</b> | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|-----------------------|---------------|------------|------------|-------------|------------|-------------|
|                       |               | <b>Max</b> | <b>Max</b> | <b>Max</b>  | <b>Max</b> |             |
| Input to output delay | $T_{MIQ}$     | 2.568      | 3.022      | ns          |            |             |
| CDIN to output delay  | $T_{MCDIN2Q}$ | 1.951      | 2.295      | ns          |            |             |

### 2.3.15 Embedded NVM (eNVM) Characteristics

The following table lists the eNVM read performance in worst-case conditions when  $V_{DD} = 1.14 \text{ V}$ ,  $V_{PPNVM} = V_{PP} = 2.375 \text{ V}$ .

**Table 272 • eNVM Read Performance**

| <b>Symbol</b> | <b>Description</b>          | <b>Operating Temperature Range</b> |                  |               |             |               |             |
|---------------|-----------------------------|------------------------------------|------------------|---------------|-------------|---------------|-------------|
|               |                             | <b>-1</b>                          | <b>-Std</b>      | <b>-1</b>     | <b>-Std</b> | <b>-1</b>     | <b>-Std</b> |
| $T_J$         | Junction temperature range  | -55 °C to 125 °C                   | -40 °C to 100 °C | 0 °C to 85 °C |             | 0 °C to 85 °C | °C          |
| $F_{MAXREAD}$ | eNVM maximum read frequency | 25                                 | 25               | 25            | 25          | 25            | 25 MHz      |

The following table lists the eNVM page programming in worst-case conditions when  $V_{DD} = 1.14 \text{ V}$ ,  $V_{PPNVM} = V_{PP} = 2.375 \text{ V}$ .

**Table 273 • eNVM Page Programming**

| <b>Symbol</b> | <b>Description</b>         | <b>Operating Temperature Range</b> |                  |               |             |               |             |
|---------------|----------------------------|------------------------------------|------------------|---------------|-------------|---------------|-------------|
|               |                            | <b>-1</b>                          | <b>-Std</b>      | <b>-1</b>     | <b>-Std</b> | <b>-1</b>     | <b>-Std</b> |
| $T_J$         | Junction temperature range | -55 °C to 125 °C                   | -40 °C to 100 °C | 0 °C to 85 °C |             | 0 °C to 85 °C | °C          |
| $T_{PAGEPGM}$ | eNVM page programming time | 40                                 | 40               | 40            | 40          | 40            | 40 ms       |

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)**

| Parameter  | Symbol | Min | Typ | Max | Unit                           | Condition                      |
|--|--------|-----|-----|-----|--------------------------------|--------------------------------|
| Startup time (with regard to stable oscillator output) | SUXTAL |     | 0.8 | ms  | 005, 010, 025, and 050 devices | 005, 010, 025, and 050 devices |
|  |        |     |     |     |                                | 090 and 150 devices            |

**Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)**

| Parameter  | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                           |
|--|------------|---------------------|-------|---------------------|------|-------------------------------------|
| Operating frequency                                    | FXTAL      |                     | 2     |                     | MHz  |                                     |
| Accuracy   | ACCXTAL    |                     |       | 0.00105             | %    | 050 devices                         |
|  |            |                     |       | 0.003               | %    | 005, 010, 025, 090, and 150 devices |
|  |            |                     |       | 0.004               | %    | 060 devices                         |
| Output duty cycle                                      | CYCXTAL    | 49–51               | 47–53 |                     | %    |                                     |
| Output period jitter (peak to peak)                    | JITPERXTAL | 1                   | 5     |                     | ns   |                                     |
| Output cycle to cycle jitter (peak to peak)            | JITCYCXTAL |                     | 1     | 5                   | ns   |                                     |
| Operating current                                      | IDYNXTAL   |                     | 0.3   |                     | mA   |                                     |
| Input logic level high                                 | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                     |
| Input logic level low                                  | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                     |
| Startup time (with regard to stable oscillator output) | SUXTAL     |                     |       | 4.5                 | ms   | 010 and 050 devices                 |
|  |            |                     |       | 5                   | ms   | 005 and 025 devices                 |
|  |            |                     |       | 7                   | ms   | 090 and 150 devices                 |

**Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)**

| Parameter  | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                                |
|--|------------|---------------------|-------|---------------------|------|--|
| Operating frequency                                    | FXTAL      |                     | 32    |                     | kHz  |  |
| Accuracy   | ACCXTAL    |                     |       | 0.004               | %    | 005, 010, 025, 050, 060, and 090 devices |
|  |            |                     |       | 0.005               | %    | 150 devices                              |
| Output duty cycle                                      | CYCXTAL    | 49–51               | 47–53 |                     | %    |  |
| Output period jitter (peak to peak)                    | JITPERXTAL | 150                 | 300   |                     | ns   |  |
| Output cycle to cycle jitter (peak to peak)            | JITCYCXTAL | 150                 | 300   |                     | ns   |  |
| Operating current                                      | IDYNXTAL   |                     |       | 0.044               | mA   | 010 and 050 devices                      |
|  |            |                     |       | 0.060               | mA   | 005, 025, 060, 090, and 150 devices      |
| Input logic level high                                 | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |  |
| Input logic level low                                  | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |  |
| Startup time (with regard to stable oscillator output) | SUXTAL     |                     |       | 115                 | ms   | 005, 025, 050, 090, and 150 devices      |
|  |            |                     |       | 126                 | ms   | 010 devices                              |