




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                       |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                |
| Number of LABs/CLBs            | -                                                                                                                                                                     |
| Number of Logic Elements/Cells | 86184                                                                                                                                                                 |
| Total RAM Bits                 | 2648064                                                                                                                                                               |
| Number of I/O                  | 180                                                                                                                                                                   |
| Number of Gates                | -                                                                                                                                                                     |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                         |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                    |
| Package / Case                 | 325-TFBGA, FCBGA                                                                                                                                                      |
| Supplier Device Package        | 325-FCBGA (11x11)                                                                                                                                                     |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl090t-1fcs325i">https://www.e-xfl.com/product-detail/microchip-technology/m2gl090t-1fcs325i</a> |

# Contents

---

|          |                                                               |          |
|----------|---------------------------------------------------------------|----------|
| <b>1</b> | <b>Revision History</b>                                       | <b>1</b> |
| 1.1      | Revision 11.0                                                 | 1        |
| 1.2      | Revision 10.0                                                 | 1        |
| 1.3      | Revision 9.0                                                  | 1        |
| 1.4      | Revision 8.0                                                  | 2        |
| 1.5      | Revision 7.0                                                  | 2        |
| 1.6      | Revision 6.0                                                  | 2        |
| 1.7      | Revision 5.0                                                  | 2        |
| 1.8      | Revision 4.0                                                  | 2        |
| 1.9      | Revision 3.0                                                  | 3        |
| 1.10     | Revision 2.0                                                  | 3        |
| 1.11     | Revision 1.0                                                  | 3        |
| <b>2</b> | <b>IGLOO2 FPGA and SmartFusion2 SoC FPGA</b>                  | <b>4</b> |
| 2.1      | Device Status                                                 | 4        |
| 2.2      | References                                                    | 5        |
| 2.3      | Electrical Specifications                                     | 5        |
| 2.3.1    | Operating Conditions                                          | 5        |
| 2.3.2    | Power Consumption                                             | 12       |
| 2.3.3    | Average Fabric Temperature and Voltage Derating Factors       | 14       |
| 2.3.4    | Timing Model                                                  | 15       |
| 2.3.5    | User I/O Characteristics                                      | 17       |
| 2.3.6    | Logic Element Specifications                                  | 75       |
| 2.3.7    | Global Resource Characteristics                               | 78       |
| 2.3.8    | FPGA Fabric SRAM                                              | 79       |
| 2.3.9    | Programming Times                                             | 94       |
| 2.3.10   | Math Block Timing Characteristics                             | 103      |
| 2.3.11   | Embedded NVM (eNVM) Characteristics                           | 104      |
| 2.3.12   | SRAM PUF                                                      | 105      |
| 2.3.13   | Non-Deterministic Random Bit Generator (NRBG) Characteristics | 106      |
| 2.3.14   | Cryptographic Block Characteristics                           | 106      |
| 2.3.15   | Crystal Oscillator                                            | 107      |
| 2.3.16   | On-Chip Oscillator                                            | 109      |
| 2.3.17   | Clock Conditioning Circuits (CCC)                             | 110      |
| 2.3.18   | JTAG                                                          | 112      |
| 2.3.19   | System Controller SPI Characteristics                         | 113      |
| 2.3.20   | Power-up to Functional Times                                  | 114      |
| 2.3.21   | DEVRST_N Characteristics                                      | 116      |
| 2.3.22   | DEVRST_N to Functional Times                                  | 116      |
| 2.3.23   | Flash*Freeze Timing Characteristics                           | 119      |
| 2.3.24   | DDR Memory Interface Characteristics                          | 120      |
| 2.3.25   | SFP Transceiver Characteristics                               | 120      |
| 2.3.26   | SerDes Electrical and Timing AC and DC Characteristics        | 121      |
| 2.3.27   | SmartFusion2 Specifications                                   | 123      |
| 2.3.28   | CAN Controller Characteristics                                | 128      |
| 2.3.29   | USB Characteristics                                           | 128      |
| 2.3.30   | MMUART Characteristics                                        | 129      |
| 2.3.31   | IGLOO2 Specifications                                         | 129      |

|           |                                                                                                                  |    |
|-----------|------------------------------------------------------------------------------------------------------------------|----|
| Table 108 | SSTL2 AC Differential Voltage Specifications                                                                     | 44 |
| Table 109 | SSTL2 Minimum and Maximum AC Switching Speeds                                                                    | 44 |
| Table 110 | SSTL2 AC Impedance Specifications                                                                                | 44 |
| Table 111 | DDR1/SSTL2 AC Test Parameter Specifications                                                                      | 44 |
| Table 112 | SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                                 | 45 |
| Table 113 | DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                           | 45 |
| Table 114 | SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                       | 45 |
| Table 115 | DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                   | 45 |
| Table 116 | DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                  | 45 |
| Table 117 | DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                 | 45 |
| Table 118 | SSTL18 DC Recommended DC Operating Conditions                                                                    | 46 |
| Table 119 | SSTL18 DC Input Voltage Specification                                                                            | 46 |
| Table 120 | SSTL18 DC Output Voltage Specification                                                                           | 46 |
| Table 121 | DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                  | 46 |
| Table 122 | DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code                                          | 47 |
| Table 123 | SSTL18 DC Differential Voltage Specification                                                                     | 47 |
| Table 124 | SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)                                    | 47 |
| Table 125 | SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)                                    | 47 |
| Table 126 | SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)                                               | 47 |
| Table 127 | SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)                                          | 47 |
| Table 128 | SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)                                          | 48 |
| Table 129 | SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)                                                  | 48 |
| Table 130 | DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)                                            | 48 |
| Table 131 | SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)                                | 49 |
| Table 132 | SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)                                          | 49 |
| Table 133 | SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)                                                  | 49 |
| Table 134 | SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)                                                 | 49 |
| Table 135 | SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)                                           | 49 |
| Table 136 | DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only                                  | 50 |
| Table 137 | DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers)                                            | 50 |
| Table 138 | SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only)                                                | 50 |
| Table 139 | LPDDR DC Recommended DC Operating Conditions                                                                     | 51 |
| Table 140 | LPDDR DC Input Voltage Specification                                                                             | 51 |
| Table 141 | LPDDR DC Output Voltage Specification Reduced Drive                                                              | 51 |
| Table 142 | LPDDR DC Output Voltage Specification Full Drive                                                                 | 51 |
| Table 143 | LPDDR DC Differential Voltage Specification                                                                      | 51 |
| Table 144 | LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes                                               | 52 |
| Table 145 | LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)                                             | 52 |
| Table 146 | LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)                                           | 52 |
| Table 147 | LPDDR AC Specifications (for DDRIO I/O Bank Only)                                                                | 52 |
| Table 148 | LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)                                                   | 52 |
| Table 149 | LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)                                                 | 52 |
| Table 150 | LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions                                                      | 53 |
| Table 151 | LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification                                                           | 53 |
| Table 152 | LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification                                                          | 53 |
| Table 153 | LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds                                                       | 53 |
| Table 154 | LPDDR-LVCMOS 1.8 V Calibrated Impedance Option                                                                   | 53 |
| Table 155 | LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)                                                | 53 |
| Table 156 | LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications                                                              | 54 |
| Table 157 | LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank                                  | 54 |
| Table 158 | LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers) | 54 |
| Table 159 | LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) | 54 |
| Table 160 | LVDS Recommended DC Operating Conditions                                                                         | 55 |

The following table lists the embedded operating flash limits.

**Table 6 • Embedded Operating Flash Limits**

| Product Grade | Element        | Programming Temperature                                                            | Maximum Operating Temperature                                                      | Programming Cycles                                                    | Retention (Biased/Unbiased) |
|---------------|----------------|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|-----------------------------------------------------------------------|-----------------------------|
| Commercial    | Embedded flash | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | < 1000 cycles per page,<br>up to two million cycles<br>per eNVM array | 20 years                    |
|               |                |                                                                                    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | < 10000 cycles per page,<br>up to 20 million cycles per<br>eNVM array | 10 years                    |
| Industrial    | Embedded flash | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | < 1000 cycles per page,<br>up to two million cycles<br>per eNVM array | 20 years                    |
|               |                |                                                                                    | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | < 10000 cycles per page,<br>up to 20 million cycles per<br>eNVM array | 10 years                    |

**Note:** If your product qualification requires accelerated programming cycles, see [Microsemi SoC Products Quality and Reliability Report](#) about recommended methodologies.

**Table 7 • Device Storage Temperature and Retention**

| Product Grade | Storage Temperature ( $T_{stg}$ )                                                  | Retention |
|---------------|------------------------------------------------------------------------------------|-----------|
| Commercial    | Min $T_J = 0\text{ }^{\circ}\text{C}$<br>Max $T_J = 85\text{ }^{\circ}\text{C}$    | 20 years  |
| Industrial    | Min $T_J = -40\text{ }^{\circ}\text{C}$<br>Max $T_J = 100\text{ }^{\circ}\text{C}$ | 20 years  |

**Table 8 • High Temperature Data Retention (HTR) Lifetime**


| $T_J$ (C) | HTR Lifetime <sup>1</sup> (yrs) |
|-----------|---------------------------------|
| 90        | 20.5                            |
| 95        | 20.5                            |
| 100       | 20.5                            |
| 105       | 17.0                            |
| 110       | 15.0                            |
| 115       | 13.0                            |
| 120       | 11.5                            |
| 125       | 10.0                            |
| 130       | 8.0                             |
| 135       | 6.0                             |
| 140       | 4.5                             |
| 145       | 3.0                             |
| 150       | 1.5                             |

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

### 2.3.5.2 Output Buffer and AC Loading

The following figure shows the output buffer and AC loading.

**Figure 4 • Output Buffer AC Loading**



**Table 34 • LVTTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)**

| Parameter                                                                        | Symbol     | Typ | Unit     |
|----------------------------------------------------------------------------------|------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$ | 1.4 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 35 • LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank**

| Output Drive Selection | $V_{OH}$<br>(V) | $V_{OL}$<br>(V) | IOH (at $V_{OH}$ )<br>mA | IOL (at $V_{OL}$ )<br>mA |
|------------------------|-----------------|-----------------|--------------------------|--------------------------|
| 2 mA                   | $V_{DDI} - 0.4$ | 0.4             | 2                        | 2                        |
| 4 mA                   | $V_{DDI} - 0.4$ | 0.4             | 4                        | 4                        |
| 8 mA                   | $V_{DDI} - 0.4$ | 0.4             | 8                        | 8                        |
| 12 mA                  | $V_{DDI} - 0.4$ | 0.4             | 12                       | 12                       |
| 16 mA                  | $V_{DDI} - 0.4$ | 0.4             | 16                       | 16                       |
| 20 mA                  | $V_{DDI} - 0.4$ | 0.4             | 20                       | 20                       |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 3.0\text{ V}$

**Table 36 • LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.262    | 2.663 | 2.289     | 2.695 | ns   |

**Table 37 • LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.192    | 3.755 | 3.47     | 4.083 | 2.969    | 3.494 | 1.856      | 2.183 | 3.337      | 3.926 | ns   |
| 4 mA                   | Slow         | 2.331    | 2.742 | 2.673    | 3.145 | 2.526    | 2.973 | 3.034      | 3.569 | 4.451      | 5.236 | ns   |
| 8 mA                   | Slow         | 2.135    | 2.511 | 2.33     | 2.741 | 2.297    | 2.703 | 4.532      | 5.331 | 4.825      | 5.676 | ns   |
| 12 mA                  | Slow         | 2.052    | 2.414 | 2.107    | 2.479 | 2.162    | 2.544 | 5.75       | 6.764 | 5.445      | 6.406 | ns   |
| 16 mA                  | Slow         | 2.062    | 2.425 | 2.072    | 2.438 | 2.145    | 2.525 | 5.993      | 7.05  | 5.625      | 6.618 | ns   |
| 20 mA                  | Slow         | 2.148    | 2.527 | 1.999    | 2.353 | 2.088    | 2.458 | 6.262      | 7.367 | 5.876      | 6.913 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 62 • LVCMOS 1.5 V DC Output Voltage Specification**

| Parameter            | Symbol | Min                   | Max                   | Unit |
|----------------------|--------|-----------------------|-----------------------|------|
| DC output logic high | VOH    | $V_{DDI} \times 0.75$ |                       | V    |
| DC output logic low  | VOL    |                       | $V_{DDI} \times 0.25$ | V    |

**Table 63 • LVCMOS 1.5 V AC Minimum and Maximum Switching Speed**

| Parameter                              | Symbol           | Max | Unit | Conditions                                 |
|----------------------------------------|------------------|-----|------|--------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | D <sub>MAX</sub> | 235 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 160 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 220 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 64 • LVCMOS 1.5 V AC Calibrated Impedance Option**

| Parameter                                                         | Symbol       | Typ               | Unit |
|-------------------------------------------------------------------|--------------|-------------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CA<br>L | 75, 60,<br>50, 40 | Ω    |

**Table 65 • LVCMOS 1.5 V AC Test Parameter Specifications**

| Parameter                                                                                                   | Symbol            | Typ  | Unit |
|-------------------------------------------------------------------------------------------------------------|-------------------|------|------|
| Measuring/trip point                                                                                        | V <sub>TRIP</sub> | 0.75 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K   | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5    | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )                                                         | C <sub>LOAD</sub> | 5    | pF   |

**Table 66 • LVCMOS 1.5 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                | V <sub>OH</sub> (V)   | V <sub>OL</sub> (V)   | IOH (at V <sub>OH</sub> )<br>mA | IOL (at V <sub>OL</sub> )<br>mA |
|------------------------|----------------|----------------|-----------------------|-----------------------|---------------------------------|---------------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank | Min                   | Max                   |                                 |                                 |
| 2 mA                   | 2 mA           | 2 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 2                               | 2                               |
| 4 mA                   | 4 mA           | 4 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 4                               | 4                               |
| 6 mA                   | 6 mA           | 6 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 6                               | 6                               |
| 8 mA                   |                | 8 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 8                               | 8                               |
|                        |                | 10 mA          | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 10                              | 10                              |
|                        |                | 12 mA          | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 12                              | 12                              |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:

[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**
 Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ 
**Table 67 • LVCMOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.051    | 2.413 | 2.086     | 2.455 | ns   |

**Table 68 • LVCMOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 3.311    | 3.896 | 3.285     | 3.865 | ns   |
| 50                          | 3.654    | 4.299 | 3.623     | 4.263 | ns   |
| 75                          | 3.533    | 4.156 | 3.501     | 4.119 | ns   |
| 150                         | 3.415    | 4.018 | 3.388     | 3.986 | ns   |

**Table 69 • LVCMOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.959    | 3.481 | 2.93      | 3.447 | ns   |
| 50                          | 3.298    | 3.88  | 3.268     | 3.845 | ns   |
| 75                          | 3.162    | 3.719 | 3.128     | 3.68  | ns   |
| 150                         | 3.053    | 3.592 | 3.021     | 3.554 | ns   |

**Table 70 • LVCMOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output<br>Drive<br>Selection | Slew<br>Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------------|-----------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                              |                 | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                         | Slow            | 5.122    | 6.026 | 4.31     | 5.07  | 5.145    | 6.052 | 5.258      | 6.186 | 4.672      | 5.496 | ns   |
|                              | Medium          | 4.58     | 5.389 | 3.86     | 4.54  | 4.6      | 5.411 | 4.977      | 5.855 | 4.357      | 5.126 | ns   |
|                              | Medium<br>fast  | 4.323    | 5.086 | 3.629    | 4.269 | 4.341    | 5.107 | 4.804      | 5.652 | 4.228      | 4.974 | ns   |
|                              | Fast            | 4.296    | 5.054 | 3.609    | 4.245 | 4.314    | 5.075 | 4.791      | 5.636 | 4.219      | 4.963 | ns   |
| 4 mA                         | Slow            | 4.449    | 5.235 | 3.707    | 4.361 | 4.443    | 5.227 | 6.058      | 7.127 | 5.458      | 6.421 | ns   |
|                              | Medium          | 3.961    | 4.66  | 3.264    | 3.839 | 3.954    | 4.651 | 5.778      | 6.797 | 5.116      | 6.018 | ns   |
|                              | Medium<br>fast  | 3.729    | 4.387 | 3.043    | 3.579 | 3.72     | 4.376 | 5.63       | 6.624 | 4.981      | 5.86  | ns   |
|                              | Fast            | 3.704    | 4.358 | 3.027    | 3.56  | 3.695    | 4.347 | 5.624      | 6.617 | 4.973      | 5.851 | ns   |



**Table 82 • LVCMOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|--------------------------|----------|-------|-----------|-------|------|
|                          | -1       | -Std  | -1        | -Std  |      |
| None                     | 4.154    | 4.887 | 4.114     | 4.84  | ns   |
| 50                       | 6.918    | 8.139 | 6.806     | 8.008 | ns   |
| 75                       | 5.613    | 6.603 | 5.533     | 6.509 | ns   |
| 150                      | 4.716    | 5.549 | 4.657     | 5.479 | ns   |

**Table 83 • LVCMOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 6.713    | 7.897 | 5.362    | 6.308 | 6.723    | 7.909 | 7.233      | 8.51  | 6.375      | 7.499 | ns   |
|                        | Medium       | 5.912    | 6.955 | 4.616    | 5.43  | 5.915    | 6.959 | 6.887      | 8.102 | 6.009      | 7.069 | ns   |
|                        | Medium fast  | 5.5      | 6.469 | 4.231    | 4.978 | 5.5      | 6.471 | 6.672      | 7.849 | 5.835      | 6.865 | ns   |
|                        | Fast         | 5.462    | 6.426 | 4.194    | 4.935 | 5.463    | 6.427 | 6.646      | 7.819 | 5.828      | 6.857 | ns   |
| 4 mA                   | Slow         | 6.109    | 7.186 | 4.708    | 5.539 | 6.098    | 7.174 | 8.005      | 9.418 | 7.033      | 8.274 | ns   |
|                        | Medium       | 5.355    | 6.299 | 4.034    | 4.746 | 5.338    | 6.28  | 7.637      | 8.985 | 6.672      | 7.849 | ns   |
|                        | Medium fast  | 4.953    | 5.826 | 3.685    | 4.336 | 4.932    | 5.802 | 7.44       | 8.752 | 6.499      | 7.646 | ns   |
|                        | Fast         | 4.911    | 5.777 | 3.658    | 4.303 | 4.89     | 5.754 | 7.427      | 8.737 | 6.488      | 7.632 | ns   |
| 6 mA                   | Slow         | 5.89     | 6.929 | 4.506    | 5.301 | 5.874    | 6.911 | 8.337      | 9.808 | 7.315      | 8.605 | ns   |
|                        | Medium       | 5.176    | 6.089 | 3.862    | 4.543 | 5.155    | 6.065 | 7.986      | 9.394 | 6.943      | 8.168 | ns   |
|                        | Medium fast  | 4.792    | 5.637 | 3.523    | 4.145 | 4.765    | 5.606 | 7.808      | 9.186 | 6.775      | 7.97  | ns   |
|                        | Fast         | 4.754    | 5.593 | 3.486    | 4.101 | 4.728    | 5.563 | 7.777      | 9.149 | 6.769      | 7.963 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 84 • LVCMOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |        | $T_{LZ}^1$ |        | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|--------|------------|--------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std   | -1         | -Std   |      |
| 2 mA                   | Slow         | 6.746    | 7.937 | 7.458    | 8.774 | 8.172    | 9.614 | 9.867      | 11.608 | 8.393      | 9.874  | ns   |
| 4 mA                   | Slow         | 7.068    | 8.315 | 6.678    | 7.857 | 7.474    | 8.793 | 10.986     | 12.924 | 9.043      | 10.638 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) (continued)**

|       |             |       |       |       |       |       |       |       |       |       |       |    |
|-------|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|----|
| 10 mA | medium      | 3.246 | 3.819 | 2.686 | 3.16  | 3.236 | 3.807 | 5.542 | 6.52  | 4.936 | 5.807 | ns |
|       | medium_fast | 3.066 | 3.607 | 2.525 | 2.971 | 3.054 | 3.593 | 5.405 | 6.359 | 4.811 | 5.66  | ns |
|       | fast        | 3.046 | 3.584 | 2.513 | 2.957 | 3.034 | 3.57  | 5.401 | 6.353 | 4.803 | 5.651 | ns |
|       | slow        | 3.498 | 4.115 | 2.878 | 3.386 | 3.481 | 4.096 | 6.046 | 7.113 | 5.444 | 6.404 | ns |
| 12 mA | medium      | 3.138 | 3.692 | 2.569 | 3.023 | 3.126 | 3.678 | 5.782 | 6.803 | 5.129 | 6.034 | ns |
|       | medium_fast | 2.966 | 3.489 | 2.414 | 2.841 | 2.951 | 3.472 | 5.666 | 6.665 | 5.013 | 5.897 | ns |
|       | fast        | 2.945 | 3.464 | 2.401 | 2.826 | 2.93  | 3.448 | 5.659 | 6.658 | 5.003 | 5.886 | ns |
|       | slow        | 3.417 | 4.02  | 2.807 | 3.303 | 3.401 | 4.002 | 6.083 | 7.156 | 5.464 | 6.428 | ns |
| 16 mA | medium      | 3.076 | 3.618 | 2.519 | 2.964 | 3.063 | 3.604 | 5.828 | 6.856 | 5.176 | 6.089 | ns |
|       | medium_fast | 2.913 | 3.427 | 2.376 | 2.795 | 2.898 | 3.41  | 5.725 | 6.736 | 5.072 | 5.966 | ns |
|       | fast        | 2.894 | 3.405 | 2.362 | 2.78  | 2.879 | 3.388 | 5.715 | 6.724 | 5.064 | 5.957 | ns |
|       | slow        | 3.366 | 3.96  | 2.751 | 3.237 | 3.348 | 3.939 | 6.226 | 7.324 | 5.576 | 6.56  | ns |
|       | medium      | 3.03  | 3.565 | 2.47  | 2.906 | 3.017 | 3.55  | 5.981 | 7.036 | 5.282 | 6.214 | ns |
|       | medium_fast | 2.87  | 3.377 | 2.328 | 2.739 | 2.854 | 3.358 | 5.895 | 6.935 | 5.18  | 6.094 | ns |
|       | fast        | 2.853 | 3.357 | 2.314 | 2.723 | 2.837 | 3.338 | 5.889 | 6.929 | 5.177 | 6.09  | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management).

### 2.3.7 Differential I/O Standards

Configuration of the I/O modules as a differential pair is handled by Microsemi SoC Products Group Libero software when the user instantiates a differential I/O macro in the design. Differential I/Os can also be used in conjunction with the embedded Input register (InReg), Output register (OutReg), Enable register (EnReg), and Double Data Rate registers (DDR).

#### 2.3.7.1 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard.

#### Minimum and Maximum Input and Output Levels

**Table 160 • LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit | Conditions  |
|----------------|-----------|-------|-----|-------|------|-------------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
| Supply voltage | $V_{DDI}$ | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |

**Table 161 • LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit | Conditions  |
|---------------------------------|---------------|-----|-------|------|-------------|
| DC Input voltage                | $V_I$         | 0   | 2.925 | V    | 2.5 V range |
| DC input voltage                | $V_I$         | 0   | 3.45  | V    | 3.3 V range |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |             |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |             |

1. See Table 24, page 22.

**Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 (continued)**

| Parameter                                                              | Symbol                 | –1     |       | –Std   |       | Unit |
|------------------------------------------------------------------------|------------------------|--------|-------|--------|-------|------|
|                                                                        |                        | Min    | Max   | Min    | Max   |      |
| Pipelined clock minimum pulse width low                                | T <sub>PLCLKMPWL</sub> | 1.125  |       | 1.323  |       | ns   |
| Read access time with pipeline register                                | T <sub>CLK2Q</sub>     |        | 0.323 |        | 0.38  | ns   |
| Read access time without pipeline register                             |                        |        | 2.273 |        | 2.673 | ns   |
| Access time with feed-through write timing                             |                        |        | 1.511 |        | 1.778 | ns   |
| Address setup time                                                     | T <sub>ADDRSU</sub>    | 0.543  |       | 0.638  |       | ns   |
| Address hold time                                                      | T <sub>ADDRHD</sub>    | 0.274  |       | 0.322  |       | ns   |
| Data setup time                                                        | T <sub>DSU</sub>       | 0.334  |       | 0.393  |       | ns   |
| Data hold time                                                         | T <sub>DHD</sub>       | 0.082  |       | 0.096  |       | ns   |
| Block select setup time                                                | T <sub>BLKSU</sub>     | 0.207  |       | 0.244  |       | ns   |
| Block select hold time                                                 | T <sub>BLKHD</sub>     | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>     |        | 1.511 |        | 1.778 | ns   |
| Block select minimum pulse width                                       | T <sub>BLKMPW</sub>    | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time                                                 | T <sub>RDESU</sub>     | 0.516  |       | 0.607  |       | ns   |
| Read enable hold time                                                  | T <sub>RDEHD</sub>     | 0.071  |       | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | T <sub>RDPLESU</sub>   | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | T <sub>RDPLEHD</sub>   | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | T <sub>R2Q</sub>       |        | 1.507 |        | 1.773 | ns   |
| Asynchronous reset removal time                                        | T <sub>RSTREM</sub>    | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | T <sub>RSTREC</sub>    | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | T <sub>RSTMPW</sub>    | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | T <sub>PLRSTREM</sub>  | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | T <sub>PLRSTREC</sub>  | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | T <sub>PLRSTMPW</sub>  | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time                                           | T <sub>SRSTSU</sub>    | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time                                            | T <sub>SRSTHD</sub>    | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time                                                | T <sub>WESU</sub>      | 0.458  |       | 0.539  |       | ns   |
| Write enable hold time                                                 | T <sub>WEHD</sub>      | 0.048  |       | 0.057  |       | ns   |
| Maximum frequency                                                      | F <sub>MAX</sub>       |        | 400   |        | 340   | MHz  |

**Table 241 •  $\mu$ SRAM (RAM256x4) in 256 × 4 Mode (continued)**

| Parameter               | Symbol        | -1    |     | -Std  |     | Unit |
|-------------------------|---------------|-------|-----|-------|-----|------|
|                         |               | Min   | Max | Min   | Max |      |
| Write address hold time | $T_{ADDRCHD}$ | 0.245 |     | 0.288 |     | ns   |
| Write enable setup time | $T_{WECSU}$   | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time  | $T_{WECHD}$   | -0.03 |     | -0.03 |     | ns   |
| Maximum frequency       | $F_{MAX}$     |       | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 512 × 2 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 242 •  $\mu$ SRAM (RAM512x2) in 512 × 2 Mode**

| Parameter                                                                             | Symbol          | -1    |      | -Std  |      | Unit |
|---------------------------------------------------------------------------------------|-----------------|-------|------|-------|------|------|
|                                                                                       |                 | Min   | Max  | Min   | Max  |      |
| Read clock period                                                                     | $T_{CY}$        | 4     |      | 4     |      | ns   |
| Read clock minimum pulse width high                                                   | $T_{CLKMPWH}$   | 1.8   |      | 1.8   |      | ns   |
| Read clock minimum pulse width low                                                    | $T_{CLKMPWL}$   | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock period                                                            | $T_{PLCY}$      | 4     |      | 4     |      | ns   |
| Read pipeline clock minimum pulse width high                                          | $T_{PLCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock minimum pulse width low                                           | $T_{PLCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Read access time with pipeline register                                               | $T_{CLK2Q}$     |       | 0.27 |       | 0.31 | ns   |
| Read access time without pipeline register                                            |                 |       | 1.76 |       | 2.08 | ns   |
| Read address setup time in synchronous mode                                           | $T_{ADDRSU}$    | 0.301 |      | 0.354 |      | ns   |
| Read address setup time in asynchronous mode                                          |                 | 1.96  |      | 2.306 |      | ns   |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$    | 0.137 |      | 0.161 |      | ns   |
| Read address hold time in asynchronous mode                                           |                 | -0.58 |      | -0.68 |      | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$    | 0.278 |      | 0.327 |      | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$    | 0.057 |      | 0.067 |      | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$     | 1.839 |      | 2.163 |      | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$     | -0.65 |      | -0.77 |      | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |       | 2.14 |       | 2.52 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.02 |      | -0.03 |      | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 | 0.046 |      | 0.054 |      | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507 |      | 0.597 |      | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 | 0.236 |      | 0.278 |      | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |       | 0.83 |       | 0.98 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$    | 0.271 |      | 0.319 |      | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$    | 0.061 |      | 0.071 |      | ns   |

**Table 242 •  $\mu$ SRAM (RAM512x2) in 512 × 2 Mode (continued)**

| Parameter                            | Symbol         | –1    |     | –Std  |     | Unit |
|--------------------------------------|----------------|-------|-----|-------|-----|------|
|                                      |                | Min   | Max | Min   | Max |      |
| Write clock period                   | $T_{CCY}$      | 4     |     | 4     |     | ns   |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8   |     | 1.8   |     | ns   |
| Write clock minimum pulse width low  | $T_{CCLKMPWL}$ | 1.8   |     | 1.8   |     | ns   |
| Write block setup time               | $T_{BLKCSU}$   | 0.404 |     | 0.476 |     | ns   |
| Write block hold time                | $T_{BLKCHD}$   | 0.007 |     | 0.008 |     | ns   |
| Write input data setup time          | $T_{DINCSU}$   | 0.101 |     | 0.118 |     | ns   |
| Write input data hold time           | $T_{DINCHD}$   | 0.137 |     | 0.161 |     | ns   |
| Write address setup time             | $T_{ADDRCSU}$  | 0.088 |     | 0.104 |     | ns   |
| Write address hold time              | $T_{ADDRCHD}$  | 0.247 |     | 0.29  |     | ns   |
| Write enable setup time              | $T_{WECSU}$    | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time               | $T_{WECHD}$    | –0.03 |     | –0.03 |     | ns   |
| Maximum frequency                    | $F_{MAX}$      |       | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 1024 × 1 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024 × 1 Mode**

| Parameter                                                                   | Symbol          | –1    |      | –Std  |      | Unit |
|-----------------------------------------------------------------------------|-----------------|-------|------|-------|------|------|
|                                                                             |                 | Min   | Max  | Min   | Max  |      |
| Read clock period                                                           | $T_{CY}$        | 4     |      | 4     |      | ns   |
| Read clock minimum pulse width high                                         | $T_{CLKMPWH}$   | 1.8   |      | 1.8   |      | ns   |
| Read clock minimum pulse width low                                          | $T_{CLKMPWL}$   | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock period                                                  | $T_{PLCY}$      | 4     |      | 4     |      | ns   |
| Read pipeline clock minimum pulse width high                                | $T_{PLCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock minimum pulse width low                                 | $T_{PLCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Read access time with pipeline register                                     | $T_{CLK2Q}$     |       | 0.27 |       | 0.31 | ns   |
| Read access time without pipeline register                                  |                 |       | 1.78 |       | 2.1  | ns   |
| Read address setup time in synchronous mode                                 | $T_{ADDRSU}$    | 0.301 |      | 0.354 |      | ns   |
| Read address setup time in asynchronous mode                                |                 | 1.978 |      | 2.327 |      | ns   |
| Read address hold time in synchronous mode                                  | $T_{ADDRHD}$    | 0.137 |      | 0.161 |      | ns   |
| Read address hold time in asynchronous mode                                 |                 | –0.6  |      | –0.71 |      | ns   |
| Read enable setup time                                                      | $T_{RDENSU}$    | 0.278 |      | 0.327 |      | ns   |
| Read enable hold time                                                       | $T_{RDENHD}$    | 0.057 |      | 0.067 |      | ns   |
| Read block select setup time                                                | $T_{BLKSU}$     | 1.839 |      | 2.163 |      | ns   |
| Read block select hold time                                                 | $T_{BLKHD}$     | –0.65 |      | –0.77 |      | ns   |
| Read block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |       | 2.16 |       | 2.54 | ns   |
| Read asynchronous reset removal time (pipelined clock)                      | $T_{RSTREM}$    | –0.02 |      | –0.03 |      | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                  |                 | 0.046 |      | 0.054 |      | ns   |

## 2.3.14 Math Block Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC math block supports 18×18 signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently. The following table lists the math blocks with all registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 268 • Math Blocks with all Registers Used**

| Parameter                           | Symbol          | –1     |       | –Std   |       | Unit |
|-------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                     |                 | Min    | Max   | Min    | Max   |      |
| Input, control register setup time  | $T_{MISU}$      | 0.149  |       | 0.176  |       | ns   |
| Input, control register hold time   | $T_{MIHD}$      | 1.68   |       | 1.976  |       | ns   |
| CDIN input setup time               | $T_{MOCDINSU}$  | 0.185  |       | 0.218  |       | ns   |
| CDIN input hold time                | $T_{MOCDINHHD}$ | 0.08   |       | 0.094  |       | ns   |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | –0.419 |       | –0.493 |       | ns   |
| Synchronous reset/enable hold time  | $T_{MSRSTENHD}$ | 0.011  |       | 0.013  |       | ns   |
| Asynchronous reset removal time     | $T_{MARSTREM}$  | 0      |       | 0      |       | ns   |
| Asynchronous reset recovery time    | $T_{MARSTREC}$  | 0.088  |       | 0.104  |       | ns   |
| Output register clock to out delay  | $T_{MOCQ}$      |        | 0.232 |        | 0.273 | ns   |
| CLK minimum period                  | $T_{MCLKMP}$    | 2.245  |       | 2.641  |       | ns   |

The following table lists the math blocks with input bypassed and output registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 269 • Math Block with Input Bypassed and Output Registers Used**

| Parameter                           | Symbol          | –1     |       | –Std   |       | Unit |
|-------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                     |                 | Min    | Max   | Min    | Max   |      |
| Output register setup time          | $T_{MOSU}$      | 2.294  |       | 2.699  |       | ns   |
| Output register hold time           | $T_{MOHD}$      | 1.68   |       | 1.976  |       | ns   |
| CDIN input setup time               | $T_{MOCDINSU}$  | 0.115  |       | 0.136  |       | ns   |
| CDIN input hold time                | $T_{MOCDINHHD}$ | –0.444 |       | –0.522 |       | ns   |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | –0.419 |       | –0.493 |       | ns   |
| Synchronous reset/enable hold time  | $T_{MSRSTENHD}$ | 0.011  |       | 0.013  |       | ns   |
| Asynchronous reset removal time     | $T_{MARSTREM}$  | 0      |       | 0      |       | ns   |
| Asynchronous reset recovery time    | $T_{MARSTREC}$  | 0.014  |       | 0.017  |       | ns   |
| Output register clock to out delay  | $T_{MOCQ}$      |        | 0.232 |        | 0.273 | ns   |
| CLK minimum period                  | $T_{MCLKMP}$    | 2.179  |       | 2.563  |       | ns   |

## 2.3.16 SRAM PUF

For more details on static random-access memory (SRAM) physical unclonable functions (PUF) services, see [AC434: Using SRAM PUF System Service in SmartFusion2 Application Note](#).

The following table lists the SRAM PUF in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 274 • SRAM PUF**

| Service                  | PUF Off |        | PUF On |        | Unit |
|--------------------------|---------|--------|--------|--------|------|
|                          | Typ     | Max    | Typ    | Max    |      |
| Create activation code   | 709.1   | 746.4  | 754.4  | 762.5  | ms   |
| Delete activation code   | 1329.3  | 1399.3 | 1414.1 | 1429.3 | ms   |
| Create intrinsic keycode | 656.6   | 691.1  | 698.5  | 706.0  | ms   |
| Create extrinsic keycode | 656.6   | 691.1  | 698.5  | 706.0  | ms   |
| Get number of keys       | 1.3     | 1.4    | 1.4    | 1.4    | ms   |
| Export (Kc0, Kc1)        | 998.0   | 1050.5 | 1061.7 | 1073.1 | ms   |
| Export 2 keycodes        | 2020.2  | 2126.5 | 2149.2 | 2172.3 | ms   |
| Export 4 keycodes        | 3065.7  | 3227.0 | 3261.3 | 3296.4 | ms   |
| Export 8 keycodes        | 5101.0  | 5369.5 | 5426.6 | 5485.0 | ms   |
| Export 16 keycodes       | 9212.1  | 9697.0 | 9800.1 | 9905.5 | ms   |
| Import (Kc0, Kc1)        | 39.7    | 41.8   | 42.2   | 42.7   | ms   |
| Import 2 keycodes        | 50.1    | 52.7   | 53.3   | 53.9   | ms   |
| Import 4 keycodes        | 60.6    | 63.8   | 64.5   | 65.2   | ms   |
| Import 8 keycodes        | 80.9    | 85.1   | 86.1   | 87.0   | ms   |
| Import 16 keycodes       | 123.8   | 130.4  | 131.7  | 133.2  | ms   |
| Delete keycode           | 552.5   | 581.6  | 587.8  | 594.1  | ms   |
| Fetch key                | 31.4    | 33.0   | 33.4   | 33.7   | ms   |
| Fetch ecc key            | 20.0    | 21.1   | 21.3   | 21.5   | ms   |
| Get seed                 | 2.0     | 2.1    | 2.2    | 2.2    | ms   |

**Table 276 • Cryptographic Block Characteristics (continued)**

| Service                  | Conditions | Timing | Unit |
|--------------------------|------------|--------|------|
| SHA256                   | 512 bits   | 540    | kbps |
|                          | 1024 bits  | 780    | kbps |
|                          | 2048 bits  | 950    | kbps |
|                          | 24 kbits   | 1140   | kbps |
| HMAC                     | 512 bytes  | 820    | kbps |
|                          | 1024 bytes | 890    | kbps |
|                          | 2048 bytes | 930    | kbps |
|                          | 24 kbytes  | 980    | kbps |
| KeyTree                  |            | 1.8    | ms   |
| Challenge-response       | PUF = OFF  | 25     | ms   |
|                          | PUF = ON   | 7      | ms   |
| ECC point multiplication |            | 590    | ms   |
| ECC point addition       |            | 8      | ms   |

1. Using cypher block chaining (CBC) mode.

## 2.3.19 Crystal Oscillator

The following table describes the electrical characteristics of the crystal oscillator in the IGLOO2 FPGA and SmartFusion2 SoC FPGAs.

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)**

| Parameter                                   | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                                |
|---------------------------------------------|------------|---------------------|-------|---------------------|------|------------------------------------------|
| Operating frequency                         | FXTAL      |                     | 20    |                     | MHz  |                                          |
| Accuracy                                    | ACCXTAL    |                     |       | 0.0047              | %    | 005, 010, 025, 050, 060, and 090 devices |
|                                             |            |                     |       | 0.0058              | %    | 150 devices                              |
| Output duty cycle                           | CYCXTAL    |                     | 49–51 | 47–53               | %    |                                          |
| Output period jitter (peak to peak)         | JITPERXTAL |                     | 200   | 300                 | ps   |                                          |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL |                     | 200   | 300                 | ps   | 010, 025, 050, and 060 devices           |
|                                             |            |                     | 250   | 410                 | ps   | 150 devices                              |
|                                             |            |                     | 250   | 550                 | ps   | 005 and 090 devices                      |
| Operating current                           | IDYNXTAL   |                     | 1.5   |                     | mA   | 010, 050, and 060 devices                |
|                                             |            |                     | 1.65  |                     | mA   | 005, 025, 090, and 150 devices           |
| Input logic level high                      | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                          |
| Input logic level low                       | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                          |



**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)**

| Parameter                                              | Symbol | Min | Typ | Max | Unit | Condition                      |
|--------------------------------------------------------|--------|-----|-----|-----|------|--------------------------------|
| Startup time (with regard to stable oscillator output) | SUXTAL |     |     | 0.8 | ms   | 005, 010, 025, and 050 devices |
|                                                        |        |     |     | 1.0 | ms   | 090 and 150 devices            |

**Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)**

| Parameter                                              | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                           |
|--------------------------------------------------------|------------|---------------------|-------|---------------------|------|-------------------------------------|
| Operating frequency                                    | FXTAL      |                     | 2     |                     | MHz  |                                     |
| Accuracy                                               | ACCXTAL    |                     |       | 0.00105             | %    | 050 devices                         |
|                                                        |            |                     |       | 0.003               | %    | 005, 010, 025, 090, and 150 devices |
|                                                        |            |                     |       | 0.004               | %    | 060 devices                         |
| Output duty cycle                                      | CYCXTAL    |                     | 49–51 | 47–53               | %    |                                     |
| Output period jitter (peak to peak)                    | JITPERXTAL |                     | 1     | 5                   | ns   |                                     |
| Output cycle to cycle jitter (peak to peak)            | JITCYCXTAL |                     | 1     | 5                   | ns   |                                     |
| Operating current                                      | IDYNXTAL   |                     | 0.3   |                     | mA   |                                     |
| Input logic level high                                 | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                     |
| Input logic level low                                  | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                     |
| Startup time (with regard to stable oscillator output) | SUXTAL     |                     |       | 4.5                 | ms   | 010 and 050 devices                 |
|                                                        |            |                     |       | 5                   | ms   | 005 and 025 devices                 |
|                                                        |            |                     |       | 7                   | ms   | 090 and 150 devices                 |

**Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)**

| Parameter                                              | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                                |
|--------------------------------------------------------|------------|---------------------|-------|---------------------|------|------------------------------------------|
| Operating frequency                                    | FXTAL      |                     | 32    |                     | kHz  |                                          |
| Accuracy                                               | ACCXTAL    |                     |       | 0.004               | %    | 005, 010, 025, 050, 060, and 090 devices |
|                                                        |            |                     |       | 0.005               | %    | 150 devices                              |
| Output duty cycle                                      | CYCXTAL    |                     | 49–51 | 47–53               | %    |                                          |
| Output period jitter (peak to peak)                    | JITPERXTAL |                     | 150   | 300                 | ns   |                                          |
| Output cycle to cycle jitter (peak to peak)            | JITCYCXTAL |                     | 150   | 300                 | ns   |                                          |
| Operating current                                      | IDYNXTAL   |                     | 0.044 |                     | mA   | 010 and 050 devices                      |
|                                                        |            |                     | 0.060 |                     | mA   | 005, 025, 060, 090, and 150 devices      |
| Input logic level high                                 | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                          |
| Input logic level low                                  | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                          |
| Startup time (with regard to stable oscillator output) | SUXTAL     |                     |       | 115                 | ms   | 005, 025, 050, 090, and 150 devices      |
|                                                        |            |                     |       | 126                 | ms   | 010 devices                              |


1. The minimum output clock frequency is limited by the PLL. For more information, see [UG0449: SmartFusion2 and IGLOO2 Clocking Resources User Guide](#).
2. The PLL is used in conjunction with the Clock Conditioning Circuitry. Performance is limited by the CCC output frequency.

The following table lists the CCC/PLL jitter specifications in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 283 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications**

| CCC Output Maximum Peak-to-Peak Period Jitter F <sub>OUT_CCC</sub> |                                            |                                            |          |          |                                            |      |
|--------------------------------------------------------------------|--------------------------------------------|--------------------------------------------|----------|----------|--------------------------------------------|------|
| Parameter                                                          |                                            | Conditions/Package Combinations            |          |          |                                            | Unit |
| 10 FG484, 050<br>FG896/FG484/FCS325<br>Packages <sup>1</sup>       | SSO = 0                                    | 0 < SSO <= 2                               | SSO <= 4 | SSO <= 8 | SSO <= 16                                  |      |
| 20 MHz to 100 MHz                                                  | Max(110, ± 1% x (1/F <sub>OUT_CCC</sub> )) | Max(150, ± 1% x (1/F <sub>OUT_CCC</sub> )) |          |          |                                            | ps   |
| 100 MHz to 400 MHz                                                 | Max(120, ± 1% x (1/F <sub>OUT_CCC</sub> )) | Max(150, ± 1% x (1/F <sub>OUT_CCC</sub> )) |          |          | Max(170, ± 1% x (1/F <sub>OUT_CCC</sub> )) | ps   |
| 025 FG484/FCS325<br>Package <sup>1</sup>                           | 0 < SSO <=16                               |                                            |          |          |                                            |      |
| 20 MHz to 74 MHz                                                   | ± 1% x (1/F <sub>OUT_CCC</sub> ))          |                                            |          |          |                                            | ps   |
| 74 MHz to 400 MHz                                                  | 210                                        |                                            |          |          |                                            | ps   |
| 005 FG484 Package <sup>1</sup>                                     | 0 < SSO <=16                               |                                            |          |          |                                            |      |
| 20 MHz to 53 MHz                                                   | ± 1% x (1/F <sub>OUT_CCC</sub> ))          |                                            |          |          |                                            | ps   |
| 53 MHz to 400 MHz                                                  | 270                                        |                                            |          |          |                                            | ps   |
| 090 FG676 and FC325<br>Package <sup>1</sup>                        | 0 < SSO <=16                               |                                            |          |          |                                            |      |
| 20 MHz to 100 MHz                                                  | ± 1% x (1/F <sub>OUT_CCC</sub> ))          |                                            |          |          |                                            | ps   |
| 100 MHz to 400 MHz                                                 | 150                                        |                                            |          |          |                                            | ps   |
| 060 FG676 Package <sup>1</sup>                                     | 0 < SSO <=16                               |                                            |          |          |                                            |      |
| 20 MHz to 100 MHz                                                  | ± 1% x (1/F <sub>OUT_CCC</sub> )           |                                            |          |          |                                            | ps   |
| 100 MHz to 400 MHz                                                 | 150                                        |                                            |          |          |                                            |      |
| 150 FC1152 Package <sup>1</sup>                                    | 0 < SSO <=16                               |                                            |          |          |                                            |      |
| 20 MHz to 100 MHz                                                  | ± 1% x (1/F <sub>OUT_CCC</sub> ))          |                                            |          |          |                                            | ps   |
| 100 MHz to 400 MHz                                                 | 120                                        |                                            |          |          |                                            | ps   |

1. SSO data is based on LVCMOS 2.5 V MSIO and/or MSIOD bank I/Os.

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

| Parameter                                  | Symbol    | Entry/Exit Timing<br>FCLK = 100MHz     |     | Entry/Exit<br>Timing<br>FCLK = 3 MHz |  | Unit          | Conditions                                                                          |
|--------------------------------------------|-----------|----------------------------------------|-----|--------------------------------------|--|---------------|-------------------------------------------------------------------------------------|
|                                            |           | 005, 010, 025,<br>060, 090, and<br>150 | 050 | All Devices                          |  |               |                                                                                     |
| Entry time                                 | TFF_ENTRY | 160                                    | 150 | 320                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = ON                                                          |
|                                            |           | 215                                    | 200 | 430                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL= OFF                                                          |
| Exit time with respect to the MSS PLL Lock | TFF_EXIT  | 100                                    | 100 | 140                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = ON during F*F                                               |
|                                            |           | 136                                    | 120 | 190                                  |  | $\mu\text{s}$ | eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit |
|                                            |           | 200                                    | 200 | 285                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit          |
|                                            |           | 200                                    | 200 | 285                                  |  | $\mu\text{s}$ | eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit         |

### 2.3.30 SerDes Electrical and Timing AC and DC Characteristics

PCIe is a high-speed, packet-based, point-to-point, low-pin-count, serial interconnect bus. The IGLOO2 and SmartFusion2 SoC FPGAs has up to four hard high-speed serial interface blocks. Each SerDes block contains a PCIe system block. The PCIe system is connected to the SerDes block.

The following table lists the transmitter parameters in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 296 • Transmitter Parameters**

| Symbol        | Description                                                      | Min   | Max           | Unit          |
|---------------|------------------------------------------------------------------|-------|---------------|---------------|
| VTX-DIFF-PP   | Differential swing (2.5 Gbps, 5.0 Gbps)                          | 0.8   | 1.2           | V             |
| VTX-CM-AC-P   | Output common mode voltage (2.5 Gbps)                            |       | 20            | mV            |
| VTX-CM-AC-PP  | Output common mode voltage (5.0 Gbps)                            |       | 100           | mV            |
| VTX-RISE-FALL | Rise and fall time (20% to 80%, 2.5 Gbps)                        | 0.125 |               | UI            |
|               | Rise and fall time (20% to 80%, 5.0 Gbps)                        | 0.15  |               | UI            |
| ZTX-DIFF-DC   | Output impedance—differential                                    | 80    | 120           | $\Omega$      |
| LTX-SKEW      | Lane-to-lane TX skew within a SerDes block (2.5 Gbps)            |       | 500 ps + 2 UI | ps            |
|               | Lane-to-lane TX skew within a SerDes block (5.0 Gbps)            |       | 500 ps + 4 UI | ps            |
| RLTX-DIFF     | Return loss differential mode (2.5 Gbps)                         | –10   |               | dB            |
|               | Return loss differential mode (5.0 Gbps)<br>0.05 GHz to 1.25 GHz | –10   |               | dB            |
|               | 1.25 GHz to 2.5 GHz                                              | –8    |               | dB            |
| RLTX-CM       | Return loss common mode (2.5 Gbps, 5.0 Gbps)                     | –6    |               | dB            |
| TX-LOCK-RST   | Transmit PLL lock time from reset                                |       | 10            | $\mu\text{s}$ |
| VTX-AMP       | 100 mV setting                                                   | 90    | 150           | mV            |
|               | 400 mV setting                                                   | 320   | 480           | mV            |
|               | 800 mV setting                                                   | 660   | 940           | mV            |
|               | 1200 mV setting                                                  | 950   | 1400          | mV            |

**Table 303 • I2C Characteristics (continued)**

| Parameter                                                          | Symbol     | Min | Typ | Max | Unit | Conditions    |
|--------------------------------------------------------------------|------------|-----|-----|-----|------|---------------|
| Maximum data rate                                                  | $D_{MAX}$  |     |     | 400 | Kbps | Fast mode     |
|                                                                    |            |     |     | 100 | Kbps | Standard mode |
| Pulse width of spikes which must be suppressed by the input filter | $T_{FILT}$ |     | 50  |     | ns   | Fast mode     |

1. These values are provided for MSIO Bank–LVTTL 8 mA Low Drive at 25 °C, typical conditions. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. These maximum values are provided for information only. Minimum output buffer resistance values depend on  $V_{DDIX}$ , drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
3.  $R(PULL-DOWN-MAX) = (VOL_{spec})/IOL_{spec}$ .
4.  $R(PULL-UP-MAX) = (VDDImax - VOH_{spec})/IOH_{spec}$ .

The following table lists the I<sup>2</sup>C switching characteristics in worst-case industrial conditions when  $T_J = 100\text{ °C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 304 • I2C Switching Characteristics**

| Parameter                | Symbol       | –1  | Std | Unit        |
|--------------------------|--------------|-----|-----|-------------|
|                          |              | Min | Min |             |
| Low period of I2C_x_SCL  | $T_{LOW}$    | 1   | 1   | PCLK cycles |
| High period of I2C_x_SCL | $T_{HIGH}$   | 1   | 1   | PCLK cycles |
| START hold time          | $T_{HD;STA}$ | 1   | 1   | PCLK cycles |
| START setup time         | $T_{SU;STA}$ | 1   | 1   | PCLK cycles |
| DATA hold time           | $T_{HD;DAT}$ | 1   | 1   | PCLK cycles |
| DATA setup time          | $T_{SU;DAT}$ | 1   | 1   | PCLK cycles |
| STOP setup time          | $T_{SU;STO}$ | 1   | 1   | PCLK cycles |

**Figure 21 • I<sup>2</sup>C Timing Parameter Definition**