

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 86184 |
| Total RAM Bits | 2648064 |
| Number of I/O | 425 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 676-BGA |
| Supplier Device Package | 676-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m2gl090t-fgg676i |

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated Table 24, page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added Non-Deterministic Random Bit Generator (NRBG) Characteristics, page 106 (SAR 73114 and 79517).
- Added 060 device in Table 282, page 110 (SAR 79860).
- Added DEVRST_N to Functional Times, page 116 (SAR 73114).
- Added Cryptographic Block Characteristics, page 106 (SAR 73114 and 79516).
- Update Table 296, page 121 with VTX-AMP details (SAR 81756).
- Update note in Table 297, page 122 (SAR 74570 and 80677).
- Update Table 298, page 122 with generic EPICS details (SAR 75307).
- Added Table 308, page 129 (SAR 50424).

1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to *AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note*. (SAR 76865 and 76623).
- Added 060 device in Table 4, page 6 (SAR 76383).
- Updated Table 24, page 22 for ramp time input (SAR 72103).
- Added 060 device details in Table 284, page 112 (SAR 74927).
- Updated Table 290, page 116 for name change (SAR 74925).
- Updated Table 283, page 111 for 060 FG676 Package details (SAR 78849).
- Updated Table 305, page 126 for SmartFusion2 and Table 310, page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated Table 293, page 119 for Flash*Freeze entry and exit times (SAR 75329, 75330).
- Updated Table 297, page 122 for RX-CID information (SAR 78271).
- Added Table 8, page 8 and Figure 1, page 9 (SAR 78932).
- Updated Table 223, page 76 for timing characteristics and Table 224, page 77 (SAR 75998).
- Added SRAM PUF, page 105 (SAR 64406).
- Added a footnote on digest cycle in Table 5, page 7 (SAR 79812).

1.3 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document.

- Added a note in Table 5, page 7 (SAR 71506).
- Added a note in Table 6, page 8 (SAR 74616).
- Added a note in Figure 3, page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in Table 11, page 12 and Table 12, page 13 (SAR 74483).
- Updated programming currents for 060 in Table 13, page 13, Table 14, page 13, and Table 15, page 14.
- Added DEVRST_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in Table 18, page 19 and Table 21, page 20 (SAR 69829).
- Updated Table 24, page 22 (SAR 69418).
- Updated Table 25, page 22, Table 26, page 23, Table 27, page 23 (SAR 74570).
- Updated all AC/DC table to link to the Input Capacitance, Leakage Current, and Ramp Time, page 22 for reference (SAR 69418).

The following table lists the embedded operating flash limits.

Table 6 • Embedded Operating Flash Limits

| Product Grade | Element | Programming Temperature | Maximum Operating Temperature | Programming Cycles | Retention (Biased/Unbiased) |
|---------------|----------------|-------------------------------|-------------------------------|---|---|
| Commercial | Embedded flash | Min $T_J = 0^\circ\text{C}$ | Min $T_J = 0^\circ\text{C}$ | < 1000 cycles per page, up to two million cycles per eNVM array | 20 years |
| | | Max $T_J = 85^\circ\text{C}$ | Max $T_J = 85^\circ\text{C}$ | Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$ | < 10000 cycles per page, up to 20 million cycles per eNVM array |
| Industrial | Embedded flash | Min $T_J = -40^\circ\text{C}$ | Min $T_J = -40^\circ\text{C}$ | < 1000 cycles per page, up to two million cycles per eNVM array | 20 years |
| | | Max $T_J = 100^\circ\text{C}$ | Max $T_J = 100^\circ\text{C}$ | Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$ | < 10000 cycles per page, up to 20 million cycles per eNVM array |

Note: If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

Table 7 • Device Storage Temperature and Retention

| Product Grade | Storage Temperature (T_{stg}) | Retention |
|---------------|--|-----------|
| Commercial | Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$ | 20 years |
| Industrial | Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$ | 20 years |

Table 8 • High Temperature Data Retention (HTR) Lifetime

| T_J (C) | HTR Lifetime ¹ (yrs) |
|-----------|---------------------------------|
| 90 | 20.5 |
| 95 | 20.5 |
| 100 | 20.5 |
| 105 | 17.0 |
| 110 | 15.0 |
| 115 | 13.0 |
| 120 | 11.5 |
| 125 | 10.0 |
| 130 | 8.0 |
| 135 | 6.0 |
| 140 | 4.5 |
| 145 | 3.0 |
| 150 | 1.5 |

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.2$ V) – Typical Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|--------------|------|------|------|------|------|------|------|------|---------------------------------|
| IDC2 | Flash*Freeze | 1.4 | 2.6 | 3.7 | 5.1 | 5.0 | 5.1 | 8.9 | mA | Typical ($T_J = 25$ °C) |
| | | 12.0 | 20.0 | 26.6 | 35.3 | 35.4 | 35.7 | 57.8 | mA | Commercial ($T_J = 85$ °C) |
| | | 18.5 | 30.8 | 41.0 | 54.5 | 54.5 | 55.0 | 89.0 | mA | Industrial ($T_J = 100$ °C) |

Table 12 • SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.26$ V) – Worst-Case Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|------------------|------|------|-------|-------|-------|-------|-------|------|---------------------------------|
| IDC1 | Non-Flash*Freeze | 43.8 | 57.0 | 84.6 | 132.3 | 161.4 | 163.0 | 242.5 | mA | Commercial ($T_J = 85$ °C) |
| | | 65.3 | 85.7 | 127.8 | 200.9 | 245.4 | 247.8 | 369.0 | mA | Industrial ($T_J = 100$ °C) |
| IDC2 | Flash*Freeze | 29.1 | 45.6 | 51.7 | 62.7 | 69.3 | 70.0 | 84.8 | mA | Commercial ($T_J = 85$ °C) |
| | | 44.9 | 70.3 | 79.7 | 96.5 | 106.8 | 107.8 | 130.6 | mA | Industrial ($T_J = 100$ °C) |

2.3.2.2 Programming Currents

The following tables represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

Table 13 • Currents During Program Cycle, 0 °C <= T_J <= 85 °C – Typical Process

| Power Supplies | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 ¹ | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| V_{DD} | 1.26 | 46 | 53 | 55 | 58 | 30 | 42 | 52 | mA |
| V_{PP} | 3.46 | 8 | 11 | 6 | 10 | 9 | 12 | 12 | mA |
| V_{PPNVM} | 3.46 | 1 | 2 | 2 | 3 | 3 | 3 | | mA |
| V_{DDI} | 2.62 | 31 | 16 | 17 | 1 | 12 | 12 | 81 | mA |
| | 3.46 | 62 | 31 | 36 | 1 | 12 | 17 | 84 | mA |
| Number of banks | | 7 | 8 | 8 | 10 | 10 | 9 | 19 | |

1. V_{PP} and V_{PPNVM} are internally shorted.

Table 14 • Currents During Verify Cycle, 0 °C <= T_J <= 85 °C – Typical Process

| Power Supplies | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 ¹ | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| V_{DD} | 1.26 | 44 | 53 | 55 | 58 | 33 | 41 | 51 | mA |
| V_{PP} | 3.46 | 6 | 5 | 3 | 15 | 8 | 11 | 12 | mA |
| V_{PPNVM} | 3.46 | 1 | 0 | 0 | 1 | 1 | 1 | | mA |
| V_{DDI} | 2.62 | 31 | 16 | 17 | 1 | 12 | 11 | 81 | mA |
| | 3.46 | 61 | 32 | 36 | 1 | 12 | 17 | 84 | mA |
| Number of banks | | 7 | 8 | 8 | 10 | 10 | 9 | 19 | |

1. V_{PP} and V_{PPNVM} are internally shorted.

2.3.4 Timing Model

This section describes timing model and timing parameters.

Figure 2 • Timing Model

The following table lists the timing model parameters in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 17 • Timing Model Parameters

| Index | Symbol | Description | -1 | Unit | For More Information |
|-------|-------------|---|-------|------|------------------------|
| A | T_{PY} | Propagation delay of DDR3 receiver | 1.605 | ns | See Table 137, page 50 |
| B | T_{ICLKQ} | Clock-to-Q of the input data register | 0.16 | ns | See Table 221, page 71 |
| | T_{ISUD} | Setup time of the input data register | 0.357 | ns | See Table 221, page 71 |
| C | T_{RCKH} | Input high delay for global clock | 1.53 | ns | See Table 227, page 78 |
| | T_{RCKL} | Input low delay for global clock | 0.897 | ns | See Table 227, page 78 |
| D | T_{PY} | Input propagation delay of LVDS receiver | 2.774 | ns | See Table 167, page 56 |
| E | T_{DP} | Propagation delay of a three-input AND gate | 0.198 | ns | See Table 223, page 76 |

2.3.5 User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the I/Os section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

2.3.5.1 Input Buffer and AC Loading

The following figure shows the input buffer and AC loading.

Figure 3 • Input Buffer AC Loading




Table 22 • Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | DDRIO | Unit |
|------------|------|-------|-------|------|
| LPDDR | | | 200 | MHz |
| HSTL 1.5 V | | | 200 | MHz |
| SSTL 2.5 V | 255 | 350 | 200 | MHz |
| SSTL 1.8 V | | | 334 | MHz |
| SSTL 1.5 V | | | 334 | MHz |

Table 23 • Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | Unit |
|---------------------|-------|-------|------|
| LVPECL (input only) | 450 | | MHz |
| LVDS 3.3 V | 267.5 | | MHz |
| LVDS 2.5 V | 267.5 | 350 | MHz |
| RSDS | 260 | 350 | MHz |
| BLVDS | 250 | | MHz |
| MLVDS | 250 | | MHz |
| Mini-LVDS | 260 | 350 | MHz |

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIO I/O bank at V_{OH}/V_{OL} Level.

Table 26 • I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank

| V_{DDI} Domain | R(WEAK PULL-UP) at V_{OH} (Ω) | | R(WEAK PULL-DOWN) at V_{OL} (Ω) | |
|-----------------------|--|-------|--|-------|
| | Min | Max | Min | Max |
| 3.3 V | 9.9K | 17.1K | 9.98K | 17.5K |
| 2.5 V ^{1, 2} | 10K | 17.6K | 10.1K | 18.4K |
| 1.8 V ^{1, 2} | 10.4K | 19.1K | 10.4K | 20.4K |
| 1.5 V ^{1, 2} | 10.7K | 20.4K | 10.8K | 22.2K |
| 1.2 V ^{1, 2} | 11.3K | 23.2K | 11.5K | 26.7K |

1. $R(\text{WEAK PULL-DOWN}) = (\text{VOLspec})/\text{I}(\text{WEAK PULL-DOWN MAX})$.

2. $R(\text{WEAK PULL-UP}) = (\text{VDDImax} - \text{VOHspec})/\text{I}(\text{WEAK PULL-UP MIN})$.

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIOD I/O bank at V_{OH}/V_{OL} Level.

Table 27 • I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank

| V_{DDI} Domain | R(WEAK PULL-UP) at V_{OH} (Ω) | | R(WEAK PULL-DOWN) at V_{OL} (Ω) | |
|-----------------------|--|-------|--|-------|
| | Min | Max | Min | Max |
| 2.5 V ^{1, 2} | 9.6K | 16.6K | 9.5K | 16.4K |
| 1.8 V ^{1, 2} | 9.7K | 17.3K | 9.7K | 17.1K |
| 1.5 V ^{1, 2} | 9.9K | 18K | 9.8K | 17.6K |
| 1.2 V ^{1, 2} | 10.3K | 19.6K | 10K | 19.1K |

1. $R(\text{WEAK PULL-DOWN}) = (\text{VOLspec})/\text{I}(\text{WEAK PULL-DOWN MAX})$.

2. $R(\text{WEAK PULL-UP}) = (\text{VDDImax} - \text{VOHspec})/\text{I}(\text{WEAK PULL-UP MIN})$.

The following table lists the hysteresis voltage value for schmitt trigger mode input buffers.

Table 28 • Schmitt Trigger Input Hysteresis

| Input Buffer Configuration | Hysteresis Value (Typical, unless otherwise noted) |
|-----------------------------------|--|
| 3.3 V LVTTL/LVC MOS/ PCI/PCI-X | $0.05 \times V_{DDI}$ (worst-case) |
| 2.5 V LVC MOS | $0.05 \times V_{DDI}$ (worst-case) |
| 1.8 V LVC MOS | $0.1 \times V_{DDI}$ (worst-case) |
| 1.5 V LVC MOS | 60 mV |
| 1.2 V LVC MOS | 20 mV |

Table 128 • DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)

| | T_{DP} | | T_{ZL} | | T_{ZH} | | T_{HZ} | | T_{LZ} | | Unit |
|---|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
| | -1 | -Std | |
| SSTL18 Class I (for DDRIO I/O Bank) | | | | | | | | | | | |
| Single-ended | 2.383 | 2.804 | 2.23 | 2.623 | 2.229 | 2.622 | 2.202 | 2.591 | 2.201 | 2.59 | ns |
| Differential | 2.413 | 2.84 | 2.797 | 3.29 | 2.797 | 3.29 | 2.282 | 2.685 | 2.282 | 2.685 | ns |
| SSTL18 Class II (for DDRIO I/O Bank) | | | | | | | | | | | |
| Single-ended | 2.281 | 2.683 | 2.196 | 2.584 | 2.195 | 2.583 | 2.171 | 2.555 | 2.17 | 2.554 | ns |
| Differential | 2.315 | 2.724 | 2.698 | 3.173 | 2.698 | 3.173 | 2.242 | 2.639 | 2.242 | 2.639 | ns |

2.3.6.5 Stub-Series Terminated Logic 1.5 V (SSTL15)

SSTL15 Class I and Class II are supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR3) standard. IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

Minimum and Maximum DC/AC Input and Output Levels Specification

The following table lists the SSTL15 DC voltage specifications for DDRIO bank.

Table 129 • SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)

| Parameter | Symbol | Min | Typ | Max | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage | V_{DDI} | 1.425 | 1.5 | 1.575 | V |
| Termination voltage | V_{TT} | 0.698 | 0.750 | 0.803 | V |
| Input reference voltage | V_{REF} | 0.698 | 0.750 | 0.803 | V |

Table 130 • SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)

| Parameter | Symbol | Min | Max | Unit |
|---------------------------------|---------------|-----------------|-----------------|------|
| DC input logic high | $V_{IH}(DC)$ | $V_{REF} + 0.1$ | 1.575 | V |
| DC input logic low | $V_{IL}(DC)$ | -0.3 | $V_{REF} - 0.1$ | V |
| Input current high ¹ | I_{IH} (DC) | | | |
| Input current low ¹ | I_{IL} (DC) | | | |

1. See Table 24, page 22.

Table 150 • LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)

| | T_{DP} | | T_{ENZL} | | T_{ENZH} | | T_{ENHZ} | | T_{ENLZ} | | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
| | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| Single-ended | 2.281 | 2.683 | 2.196 | 2.584 | 2.195 | 2.583 | 2.171 | 2.555 | 2.17 | 2.554 | ns |
| Differential | 2.298 | 2.703 | 2.288 | 2.692 | 2.288 | 2.692 | 2.593 | 3.051 | 2.593 | 3.051 | ns |

Minimum and Maximum DC/AC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode

Table 151 • LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|-----------|-------|-----|------|------|
| Supply voltage | V_{DDI} | 1.710 | 1.8 | 1.89 | V |

Table 152 • LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|---|---------------|-----------------------|-----------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V_{IH} (DC) | $0.65 \times V_{DDI}$ | 1.89 | V |
| DC input logic high (for MSIO I/O bank) | V_{IH} (DC) | $0.65 \times V_{DDI}$ | 3.45 | V |
| DC input logic low | V_{IL} (DC) | -0.3 | $0.35 \times V_{DDI}$ | V |
| Input current high ¹ | I_{IH} (DC) | | | |
| Input current low ¹ | I_{IL} (DC) | | | |

1. See Table 24, page 22.

Table 153 • LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|----------------------|----------|------------------|------|------|
| DC output logic high | V_{OH} | $V_{DDI} - 0.45$ | | V |
| DC output logic low | V_{OL} | | 0.45 | V |

Table 154 • LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds

| Parameter | Symbol | Max | Unit | Conditions |
|--|-----------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | D_{MAX} | 400 | Mbps | AC loading: 17pf load, 8 ma drive and above/all slew |

Table 155 • LPDDR-LVCMOS 1.8 V Calibrated Impedance Option

| Parameter | Symbol | Typ | Unit |
|---|----------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 33, 25, 20 | Ω |

Table 162 • LVDS DC Output Voltage Specification

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------------|-----------------|------|-------|------|------|
| DC output logic high | V _{OH} | 1.25 | 1.425 | 1.6 | V |
| DC output logic low | V _{OL} | 0.9 | 1.075 | 1.25 | V |

Table 163 • LVDS DC Differential Voltage Specification

| Parameter | Symbol | Min | Typ | Max | Unit |
|-----------------------------------|------------------|-------|------|-------|------|
| Differential output voltage swing | V _{OD} | 250 | 350 | 450 | mV |
| Output common mode voltage | V _{OCM} | 1.125 | 1.25 | 1.375 | V |
| Input common mode voltage | V _{ICM} | 0.05 | 1.25 | 2.35 | V |
| Input differential voltage | V _{ID} | 100 | 350 | 600 | mV |

Table 164 • LVDS Minimum and Maximum AC Switching Speed

| Parameter | Symbol | Max | Unit | Conditions |
|--|------------------|-----|------|---|
| Maximum data rate (for MSIO I/O bank) | D _{MAX} | 535 | Mbps | AC loading: 12 pF / 100 Ω differential load |
| Maximum data rate (for MSIOD I/O bank) no pre-emphasis | D _{MAX} | 620 | Mbps | AC loading: 10 pF / 100 Ω differential load |
| | | 700 | Mbps | AC loading: 2 pF / 100 Ω differential load |

Table 165 • LVDS AC Impedance Specifications

| Parameter | Symbol | Typ | Max | Unit |
|------------------------|----------------|-----|-----|------|
| Termination resistance | R _T | 100 | | Ω |

Table 166 • LVDS AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|---|-------------------|-------------|------|
| Measuring/trip point for data path | V _{TRIP} | Cross point | V |
| Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | R _{ENT} | 2K | Ω |
| Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | C _{ENT} | 5 | pF |

LVDS25 AC Switching CharacteristicsWorst commercial-case conditions: T_J = 85 °C, V_{DD} = 1.14 V, V_{DDI} = 2.375 V**Table 167 • LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.774 | 3.263 | ns |
| 100 | 2.775 | 3.264 | ns |

Table 191 • M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | | Unit |
|--------------------------|-----------------|-------|----|------|
| | -1 | -Std | | |
| None | 2.495 | 2.934 | ns | |
| 100 | 2.495 | 2.935 | ns | |

Table 192 • M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)

| T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-------|-------|-------|------|------|
| -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | Unit |
| 2.258 | 2.656 | 2.348 | 2.762 | 2.334 | 2.746 | 2.123 | 2.497 | 2.125 | 2.5 | ns |

2.3.7.4 Mini-LVDS

Mini-LVDS is an unidirectional interface from the timing controller to the column drivers and is designed to the Texas Instruments Standard SLDA007A.

Mini-LVDS Minimum and Maximum Input and Output Levels

Table 193 • Mini-LVDS Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|------------------|-------|-----|-------|------|
| Supply voltage | V _{DDI} | 2.375 | 2.5 | 2.625 | V |

Table 194 • Mini-LVDS DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|------------------|----------------|-----|-------|------|
| DC Input voltage | V _I | 0 | 2.925 | V |

Table 195 • Mini-LVDS DC Output Voltage Specification

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------------|-----------------|------|-------|------|------|
| DC output logic high | V _{OH} | 1.25 | 1.425 | 1.6 | V |
| DC output logic low | V _{OL} | 0.9 | 1.075 | 1.25 | V |

Table 196 • Mini-LVDS DC Differential Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|-----------------------------------|------------------|-----|-----|------|
| Differential output voltage swing | V _{OD} | 300 | 600 | mV |
| Output common mode voltage | V _{OCM} | 1 | 1.4 | V |
| Input common mode voltage | V _{ICM} | 0.3 | 1.2 | V |
| Input differential voltage | V _{ID} | 100 | 600 | mV |

Table 197 • Mini-LVDS Minimum and Maximum AC Switching Speed

| Parameter | Symbol | Max | Unit | Conditions |
|--|------------------|-----|------|--|
| Maximum data rate (for MSIO I/O bank) | D _{MAX} | 520 | Mbps | AC loading: 2 pF / 100 Ω differential load |
| Maximum data rate (for MSIOD I/O bank) | D _{MAX} | 700 | Mbps | AC loading: 2 pF / 100 Ω differential load |

Table 198 • Mini-LVDS AC Impedance Specifications

| Parameter | Symbol | Typ | Unit |
|------------------------|----------------|-----|------|
| Termination resistance | R _T | 100 | Ω |

Table 199 • Mini-LVDS AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|---|-------------------|-------------|------|
| Measuring/trip point for data path | V _{TRIP} | Cross point | V |
| Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | R _{ENT} | 2K | Ω |
| Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | C _{ENT} | 5 | pF |

AC Switching Characteristics

Worst commercial-case conditions: T_J = 85 °C, V_{DD} = 1.14 V, V_{DDI} = 2.375 V.

Table 200 • Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.855 | 3.359 | ns |
| 100 | 2.85 | 3.353 | ns |
| None | 2.602 | 3.061 | ns |
| 100 | 2.597 | 3.055 | ns |

Table 201 • Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)

| T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | Unit |
|-----------------|-----------------|-----------------|-----------------|-----------------|---------------------------------|
| -1 | -Std | -1 | -Std | -1 | -Std |
| 2.097 | 2.467 | 2.308 | 2.715 | 2.296 | 2.701 1.964 2.31 1.949 2.293 ns |

Table 202 • Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)

| | T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | Unit |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------------------------|
| | -1 | -Std | -1 | -Std | -1 | -Std |
| No pre-emphasis | 1.614 | 1.899 | 1.562 | 1.837 | 1.553 | 1.826 1.593 1.874 1.578 1.856 ns |
| Min pre-emphasis | 1.604 | 1.887 | 1.745 | 2.053 | 1.731 | 2.036 1.892 2.225 1.861 2.189 ns |
| Med pre-emphasis | 1.521 | 1.79 | 1.753 | 2.062 | 1.737 | 2.043 1.9 2.235 1.868 2.197 ns |
| Max pre-emphasis | 1.492 | 1.754 | 1.762 | 2.073 | 1.745 | 2.052 1.91 2.247 1.876 2.206 ns |

AC Switching Characteristics

Worst commercial-case conditions: $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$.

Table 210 • RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.855 | 3.359 | ns |
| 100 | 2.85 | 3.353 | ns |

Table 211 • RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.602 | 3.061 | ns |
| 100 | 2.597 | 3.055 | ns |

Table 212 • RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)

| T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-------|-------|-------|------|------|
| -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | Unit |
| 2.097 | 2.467 | 2.303 | 2.709 | 2.291 | 2.695 | 1.961 | 2.307 | 1.947 | 2.29 | ns |

Table 213 • RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)

| | T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | | | | | | |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-------|-------|-------|-------|------|
| | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | Unit |
| No pre-emphasis | 1.614 | 1.899 | 1.559 | 1.834 | 1.55 | 1.823 | 1.59 | 1.87 | 1.575 | 1.852 | ns |
| Min pre-emphasis | 1.604 | 1.887 | 1.742 | 2.05 | 1.728 | 2.032 | 1.889 | 2.222 | 1.858 | 2.185 | ns |
| Med pre-emphasis | 1.521 | 1.79 | 1.753 | 2.062 | 1.737 | 2.043 | 1.9 | 2.235 | 1.868 | 2.197 | ns |
| Max pre-emphasis | 1.492 | 1.754 | 1.762 | 2.073 | 1.745 | 2.052 | 1.91 | 2.247 | 1.876 | 2.206 | ns |


2.3.7.6 LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

Minimum and Maximum Input and Output Levels (Applicable to MSIO I/O Bank Only)

Table 214 • LVPECL Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | V_{DDI} | 3.15 | 3.3 | 3.45 | V |

Figure 13 • Output DDR Timing Diagram**2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 222 • Output DDR Propagation Delays

| Symbol | Description | Measuring Nodes (from, to) | -1 | -Std | Unit |
|-----------------|--|-------------------------------|-------|-------|------|
| $T_{DDROCLKQ}$ | Clock-to-out of DDR for output DDR | E, G | 0.263 | 0.309 | ns |
| $T_{DDROSUDF}$ | Data_F data setup for output DDR | F, E | 0.143 | 0.168 | ns |
| $T_{DDROSUDR}$ | Data_R data setup for output DDR | A, E | 0.19 | 0.223 | ns |
| $T_{DDROHDF}$ | Data_F data hold for output DDR | F, E | 0 | 0 | ns |
| $T_{DDROHDR}$ | Data_R data hold for output DDR | A, E | 0 | 0 | ns |
| $T_{DDROSUE}$ | Enable setup for input DDR | B, E | 0.419 | 0.493 | ns |
| T_{DDROHE} | Enable hold for input DDR | B, E | 0 | 0 | ns |
| $T_{DDROSUSLN}$ | Synchronous load setup for input DDR | D, E | 0.196 | 0.231 | ns |
| $T_{DDROHSLN}$ | Synchronous load hold for input DDR | D, E | 0 | 0 | ns |
| $T_{DDROAL2Q}$ | Asynchronous load-to-out for output DDR | C, G | 0.528 | 0.621 | ns |
| $T_{DDROREMAL}$ | Asynchronous load removal time for output DDR | C, E | 0 | 0 | ns |
| $T_{DDRORECAL}$ | Asynchronous load recovery time for output DDR | C, E | 0.034 | 0.04 | ns |

Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 (continued)

| Parameter | Symbol | -1 | | -Std | | Unit |
|--|------------------------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | |
| Pipelined clock minimum pulse width low | T _{PLCLKMPWL} | 1.125 | | 1.323 | | ns |
| Read access time with pipeline register | | | 0.323 | | 0.38 | ns |
| Read access time without pipeline register | T _{CLK2Q} | | 2.273 | | 2.673 | ns |
| Access time with feed-through write timing | | | 1.511 | | 1.778 | ns |
| Address setup time | T _{ADDRSU} | 0.543 | | 0.638 | | ns |
| Address hold time | T _{ADDRHD} | 0.274 | | 0.322 | | ns |
| Data setup time | T _{DSU} | 0.334 | | 0.393 | | ns |
| Data hold time | T _{DHD} | 0.082 | | 0.096 | | ns |
| Block select setup time | T _{BLKSU} | 0.207 | | 0.244 | | ns |
| Block select hold time | T _{BLKHD} | 0.216 | | 0.254 | | ns |
| Block select to out disable time (when pipelined register is disabled) | T _{BLK2Q} | | 1.511 | | 1.778 | ns |
| Block select minimum pulse width | T _{BLKMPW} | 0.186 | | 0.219 | | ns |
| Read enable setup time | T _{RDESU} | 0.516 | | 0.607 | | ns |
| Read enable hold time | T _{RDEHD} | 0.071 | | 0.083 | | ns |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN) | T _{RDPLESU} | 0.248 | | 0.291 | | ns |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN) | T _{RDPLEHD} | 0.102 | | 0.12 | | ns |
| Asynchronous reset to output propagation delay | T _{R2Q} | | 1.507 | | 1.773 | ns |
| Asynchronous reset removal time | T _{RSTREM} | 0.506 | | 0.595 | | ns |
| Asynchronous reset recovery time | T _{RSTREC} | 0.004 | | 0.005 | | ns |
| Asynchronous reset minimum pulse width | T _{RSTMPW} | 0.301 | | 0.354 | | ns |
| Pipelined register asynchronous reset removal time | T _{PLRSTREM} | -0.279 | | -0.328 | | ns |
| Pipelined register asynchronous reset recovery time | T _{PLRSTREC} | 0.327 | | 0.385 | | ns |
| Pipelined register asynchronous reset minimum pulse width | T _{PLRSTMPW} | 0.282 | | 0.332 | | ns |
| Synchronous reset setup time | T _{SRSTSU} | 0.226 | | 0.265 | | ns |
| Synchronous reset hold time | T _{SRSTHD} | 0.036 | | 0.043 | | ns |
| Write enable setup time | T _{WESU} | 0.458 | | 0.539 | | ns |
| Write enable hold time | T _{WEHD} | 0.048 | | 0.057 | | ns |
| Maximum frequency | F _{MAX} | | 400 | | 340 | MHz |

Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode (continued)

| Parameter | Symbol | -1 | | -Std | |
|---|-----------------------|------------|------------|-------------|------------|
| | | Min | Max | Min | Max |
| Read asynchronous reset removal time (pipelined clock) | | -0.023 | | -0.027 | ns |
| Read asynchronous reset removal time (non-pipelined clock) | T _{RSTREM} | 0.046 | | 0.054 | ns |
| Read asynchronous reset recovery time (pipelined clock) | | 0.507 | | 0.597 | ns |
| Read asynchronous reset recovery time (non-pipelined clock) | T _{RSTREC} | 0.236 | | 0.278 | ns |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T _{R2Q} | | 0.835 | | 0.982 ns |
| Read synchronous reset setup time | T _{SRSTSU} | 0.271 | | 0.319 | ns |
| Read synchronous reset hold time | T _{SRSTHD} | 0.061 | | 0.071 | ns |
| Write clock period | T _{CCY} | 4 | | 4 | ns |
| Write clock minimum pulse width high | T _{CCLKMPWH} | 1.8 | | 1.8 | ns |
| Write clock minimum pulse width low | T _{CCLKMPWL} | 1.8 | | 1.8 | ns |
| Write block setup time | T _{BLKCSU} | 0.404 | | 0.476 | ns |
| Write block hold time | T _{BLKCHD} | 0.007 | | 0.008 | ns |
| Write input data setup time | T _{DINCSU} | 0.115 | | 0.135 | ns |
| Write input data hold time | T _{DINCHD} | 0.15 | | 0.177 | ns |
| Write address setup time | T _{ADDRCSU} | 0.088 | | 0.104 | ns |
| Write address hold time | T _{ADDRCHD} | 0.128 | | 0.15 | ns |
| Write enable setup time | T _{WECSU} | 0.397 | | 0.467 | ns |
| Write enable hold time | T _{WECHD} | -0.026 | | -0.03 | ns |
| Maximum frequency | F _{MAX} | | 250 | | 250 MHz |

The following table lists the μSRAM in 128 × 8 mode in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode

| Parameter | Symbol | -1 | | -Std | |
|--|------------------------|------------|------------|-------------|------------|
| | | Min | Max | Min | Max |
| Read clock period | T _{CY} | 4 | | 4 | ns |
| Read clock minimum pulse width high | T _{CLKMPWH} | 1.8 | | 1.8 | ns |
| Read clock minimum pulse width low | T _{CLKMPWL} | 1.8 | | 1.8 | ns |
| Read pipeline clock period | T _{PLCY} | 4 | | 4 | ns |
| Read pipeline clock minimum pulse width high | T _{PLCLKMPWH} | 1.8 | | 1.8 | ns |
| Read pipeline clock minimum pulse width low | T _{PLCLKMPWL} | 1.8 | | 1.8 | ns |
| Read access time with pipeline register | | | 0.266 | | 0.313 ns |
| Read access time without pipeline register | T _{CLK2Q} | | 1.677 | | 1.973 ns |
| Read address setup time in synchronous mode | T _{ADDRSU} | 0.301 | | 0.354 | ns |
| Read address setup time in asynchronous mode | | 1.856 | | 2.184 | ns |

Table 248 • 2 Step IAP Programming (eNVM Only)

| M2S/M2GL | Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|---------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 137536 | 2 | 37 | 5 | Sec | |
| 010 | 274816 | 4 | 76 | 11 | Sec | |
| 025 | 274816 | 4 | 78 | 10 | Sec | |
| 050 | 278528 | 3 | 85 | 9 | Sec | |
| 060 | 268480 | 5 | 76 | 22 | Sec | |
| 090 | 544496 | 10 | 152 | 43 | Sec | |
| 150 | 544496 | 10 | 153 | 44 | Sec | |

Table 249 • 2 Step IAP Programming (Fabric and eNVM)

| M2S/M2GL | Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|---------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 439296 | 6 | 56 | 11 | Sec | |
| 010 | 842688 | 11 | 100 | 21 | Sec | |
| 025 | 1497408 | 19 | 113 | 32 | Sec | |
| 050 | 2695168 | 32 | 136 | 48 | Sec | |
| 060 | 2686464 | 43 | 137 | 70 | Sec | |
| 090 | 4190208 | 68 | 236 | 115 | Sec | |
| 150 | 6682768 | 109 | 286 | 162 | Sec | |

Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)

| M2S/M2GL | Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|---------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 302672 | 6 | 19 | 8 | Sec | |
| 010 | 568784 | 10 | 26 | 14 | Sec | |
| 025 | 1223504 | 21 | 39 | 29 | Sec | |
| 050 | 2424832 | 39 | 60 | 50 | Sec | |
| 060 | 2418896 | 44 | 65 | 54 | Sec | |
| 090 | 3645968 | 66 | 90 | 79 | Sec | |
| 150 | 6139184 | 108 | 140 | 128 | Sec | |

Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)

| M2S/M2GL | Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|---------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 137536 | 3 | 42 | 4 | Sec | |
| 010 | 274816 | 4 | 82 | 7 | Sec | |
| 025 | 274816 | 4 | 82 | 8 | Sec | |
| 050 | 278528 | 4 | 80 | 8 | Sec | |
| 060 | 268480 | 6 | 80 | 8 | Sec | |
| 090 | 544496 | 10 | 157 | 15 | Sec | |

Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)

| M2S/M2GL Device | Auto Programming 100 kHz | Auto Update 25 MHz | Programming Recovery 12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005 | 69 | 49 | 50 | Sec |
| 010 | 99 | 57 | 57 | Sec |
| 025 | 150 | 64 | 63 | Sec |
| 050 | 55 ¹ | Not Supported | Not Supported | Sec |
| 060 | 313 | 105 | 104 | Sec |
| 090 | 449 | 131 | 130 | Sec |
| 150 | 730 | 179 | 183 | Sec |

1. Auto programming in 050 device is done through SC_SPI, and SPI CLK is set to 6.25 MHz.

Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)

| M2S/M2GL Device | Auto Programming 100 kHz | Auto Update 25 MHz | Programming Recovery 12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005 | 63 | 70 | 71 | Sec |
| 010 | 108 | 109 | 109 | Sec |
| 025 | 109 | 107 | 108 | Sec |
| 050 | 107 | Not Supported | Not Supported | Sec |
| 060 | 100 | 108 | 108 | Sec |
| 090 | 176 | 184 | 184 | Sec |
| 150 | 183 | 183 | 183 | Sec |

Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)

| M2S/M2GL Device | Auto Programming 100 kHz | Auto Update 25 MHz | Programming Recovery 12.5 MHz | Unit |
|-----------------|-----------------------------|-----------------------|----------------------------------|------|
| 005 | 109 | 89 | 88 | Sec |
| 010 | 183 | 135 | 135 | Sec |
| 025 | 251 | 142 | 143 | Sec |
| 050 | 134 | Not Supported | Not Supported | Sec |
| 060 | 390 | 183 | 180 | Sec |
| 090 | 604 | 283 | 282 | Sec |
| 150 | 889 | 331 | 332 | Sec |

The following table lists the IGLOO2 DEVRST_N to functional times in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 292 • DEVRST_N to Functional Times for IGLOO2

| Symbol | From | To | Description | Maximum Power-up to Functional Time for IGLOO2 (μs) | | | | | | | |
|------------------|------------------|-------------------------|---|--|------------|------------|------------|------------|------------|------------|--|
| | | | | 005 | 010 | 025 | 050 | 060 | 090 | 150 | |
| $T_{POR2OUT}$ | POWER_ON_RESET_N | Output available at I/O | Fabric to output | 114 | 116 | 113 | 113 | 115 | 115 | 114 | |
| $T_{DEVRST2OUT}$ | DEVRST_N | Output available at I/O | V_{DD} at its minimum threshold level to output | 314 | 353 | 314 | 307 | 343 | 341 | 341 | |
| $T_{DEVRST2POR}$ | DEVRST_N | POWER_ON_RESET_N | V_{DD} at its minimum threshold level to fabric | 200 | 238 | 201 | 195 | 230 | 229 | 227 | |
| $T_{DEVRST2WPU}$ | DEVRST_N | DDRIO Inbuf weak pull | DEVRST_N to Inbuf weak pull | 208 | 202 | 197 | 193 | 216 | 215 | 215 | |
| | DEVRST_N | MSI0 Inbuf weak pull | DEVRST_N to Inbuf weak pull | 208 | 202 | 197 | 193 | 216 | 215 | 215 | |
| | DEVRST_N | MSIOD Inbuf weak pull | DEVRST_N to Inbuf weak pull | 208 | 202 | 197 | 193 | 216 | 215 | 215 | |

2.3.30 SerDes Electrical and Timing AC and DC Characteristics

PCIe is a high-speed, packet-based, point-to-point, low-pin-count, serial interconnect bus. The IGLOO2 and SmartFusion2 SoC FPGAs has up to four hard high-speed serial interface blocks. Each SerDes block contains a PCIe system block. The PCIe system is connected to the SerDes block.

The following table lists the transmitter parameters in worst-case industrial conditions when $T_J = 100\text{ }^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 296 • Transmitter Parameters

| Symbol | Description | Min | Max | Unit |
|---------------|---|---------------|------|---------------|
| VTX-DIFF-PP | Differential swing (2.5 Gbps, 5.0 Gbps) | 0.8 | 1.2 | V |
| VTX-CM-AC-P | Output common mode voltage (2.5 Gbps) | 20 | | mV |
| VTX-CM-AC-PP | Output common mode voltage (5.0 Gbps) | 100 | | mV |
| VTX-RISE-FALL | Rise and fall time (20% to 80%, 2.5 Gbps) | 0.125 | | UI |
| | Rise and fall time (20% to 80%, 5.0 Gbps) | 0.15 | | UI |
| ZTX-DIFF-DC | Output impedance–differential | 80 | 120 | Ω |
| LTX-SKEW | Lane-to-lane TX skew within a SerDes block (2.5 Gbps) | 500 ps + 2 UI | | ps |
| | Lane-to-lane TX skew within a SerDes block (5.0 Gbps) | 500 ps + 4 UI | | ps |
| RLTX-DIFF | Return loss differential mode (2.5 Gbps) | -10 | | dB |
| | Return loss differential mode (5.0 Gbps) | -10 | | dB |
| | 0.05 GHz to 1.25 GHz | -10 | | dB |
| | 1.25 GHz to 2.5 GHz | -8 | | dB |
| RLTX-CM | Return loss common mode (2.5 Gbps, 5.0 Gbps) | -6 | | dB |
| TX-LOCK-RST | Transmit PLL lock time from reset | 10 | | μs |
| VTX-AMP | 100 mV setting | 90 | 150 | mV |
| | 400 mV setting | 320 | 480 | mV |
| | 800 mV setting | 660 | 940 | mV |
| | 1200 mV setting | 950 | 1400 | mV |