

Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	86184
Total RAM Bits	2648064
Number of I/O	425
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl090ts-1fgg676">https://www.e-xfl.com/product-detail/microchip-technology/m2gl090ts-1fgg676</a>

- Added Table 244, page 94 and Table 256, page 99 (SAR 73971).
- Updated the SerDes Electrical and Timing AC and DC Characteristics, page 121 (SAR 71171).
- Added the DEVRST\_N Characteristics, page 116 (SAR 64100, 72103).
- Added Table 298, page 122 (SAR 71897).
- Updated Table 25, page 22, Table 26, page 23, and Table 27, page 23 (SAR 74570).
- Added 060 devices in Table 277, page 107, Table 278, page 108, and Table 279, page 108 (SAR 57898).
- Updated duty cycle parameter of crystal in Table 280, page 109 and Table 281, page 109 (SAR 57898).
- Added 32 KHz mode PLL acquisition time in Table 282, page 110 (SAR 68281).
- Updated Table 293, page 119 for 060 devices (SAR 57828).
- Updated Table 297, page 122 for CID value (SAR 70878).

## 1.4 Revision 8.0

The following is a summary of the changes in revision 8.0 of this document.

- Updated Table 11, page 12 (SAR 69218).
- Updated Table 12, page 13 (SAR 69218).
- Updated Table 283, page 111 (SAR 69000).

## 1.5 Revision 7.0

The following is a summary of the changes in revision 7.0 of this document.

- Updated Table 1, page 4 (SAR 68620).

## 1.6 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- Updated Table 5, page 7 (SAR 65949).
- Updated Table 9, page 10 (SAR 62995).
- Updated Table 123, page 47 and Table 133, page 49 (SAR 67210).
- Added Embedded NVM (eNVM) Characteristics, page 104 (SAR 52509).
- Updated Table 277, page 107 (SAR 64855).
- Updated Table 282, page 110 (SAR 65958 and SAR 56666).
- Added DDR Memory Interface Characteristics, page 120 (SAR 66223).
- Added SFP Transceiver Characteristics, page 120 (SAR 63105).
- Updated Table 302, page 123 and Table 309, page 129 (SAR 66314).

## 1.7 Revision 5.0

The following is a summary of the changes in revision 5.0 of this document.

- Updated Table 1, page 4.
- Updated Table 4, page 6 for  $T_J$  symbol information.
- Updated Table 5, page 7 (SAR 63109).
- Updated Table 9, page 10.
- Updated Table 282, page 110 (SAR 62012).
- Added Table 290, page 116 (SAR 64100).
- Added Table 306, page 128, Table 307, page 128 (SAR 50424).

## 1.8 Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Updated Table 1, page 4. Changed the Status of 090 devices to "Production" (SAR 62750).
- Updated Figure 10, page 70. Removed inverter bubble from DDR\_IN latch (SAR 61418).
- Updated SerDes Electrical and Timing AC and DC Characteristics, page 121 (SAR 62836).


**Table 17 • Timing Model Parameters (continued)**

<b>Index</b>	<b>Symbol</b>	<b>Description</b>	<b>-1</b>	<b>Unit</b>	<b>For More Information</b>
F	T <sub>DP</sub>	Propagation delay of an OR gate	0.179	ns	See Table 223, page 76
G	T <sub>DP</sub>	Propagation delay of an LVDS transmitter	2.136	ns	See Table 169, page 57
H	T <sub>DP</sub>	Propagation delay of a three-input XOR Gate	0.241	ns	See Table 223, page 76
I	T <sub>DP</sub>	Propagation delay of LVCMOS 2.5 V transmitter, drive strength of 16 mA on the MSIO bank	2.412	ns	See Table 46, page 27
J	T <sub>DP</sub>	Propagation delay of a two-input NAND gate	0.179	ns	See Table 223, page 76
K	T <sub>DP</sub>	Propagation delay of LVCMOS 2.5 V transmitter, drive strength of 8 mA on the MSIO bank	2.309	ns	See Table 46, page 27
L	T <sub>CLKQ</sub>	Clock-to-Q of the data register	0.108	ns	See Table 224, page 77
	T <sub>SUD</sub>	Setup time of the data register	0.254	ns	See Table 224, page 77
M	T <sub>DP</sub>	Propagation delay of a two-input AND gate	0.179	ns	See Table 223, page 76
N	T <sub>OCLKQ</sub>	Clock-to-Q of the output data register	0.263	ns	See Table 220, page 69
	T <sub>OSUD</sub>	Setup time of the output data register	0.19	ns	See Table 220, page 69
O	T <sub>DP</sub>	Propagation delay of SSTL2, Class I transmitter on the MSIO bank	2.055	ns	See Table 114, page 45
P	T <sub>DP</sub>	Propagation delay of LVCMOS 1.5 V transmitter, drive strength of 12 mA, fast slew on the DDRIO bank	3.316	ns	See Table 70, page 34

### 2.3.5.3 Tristate Buffer and AC Loading

The tristate path for enable path loadings is described in the respective specifications. The following figure shows the methodology of characterization illustrated by the enable path test point.

**Figure 5 • Tristate Buffer for Enable Path Test Point**



### 2.3.5.4 I/O Speeds

This section describes the maximum data rate summary of I/O in worst-case industrial conditions. See the individual I/O standards for operating conditions.

**Table 18 • Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

I/O	MSIO	MSIOD	DDRIO	Unit
PCI 3.3 V	630			Mbps
LVTTL 3.3 V	600			Mbps
LVCMS 3.3 V	600			Mbps
LVCMS 2.5 V	410	420	400	Mbps
LVCMS 1.8 V	295	400	400	Mbps
LVCMS 1.5 V	160	220	235	Mbps
LVCMS 1.2 V	120	160	200	Mbps
LPDDR-LVCMS 1.8 V mode			400	Mbps

**2.3.5.7 2.5 V LVC MOS**

LVC MOS 2.5 V is a general standard for 2.5 V applications and is supported in IGLOO2 FPGA and SmartFusion2 SoC FPGAs that are in compliance with the JEDEC specification JESD8-5A.

**Minimum and Maximum DC/AC Input and Output Levels Specification****Table 38 • LVC MOS 2.5 V DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	2.375	2.5	2.625	V

**Table 39 • LVC MOS 2.5 V DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high (for MSIOD and DDRIO I/O banks)	$V_{IH}$ (DC)	1.7	2.625	V
DC input logic high (for MSIO I/O bank)	$V_{IH}$ (DC)	1.7	3.45	V
DC input logic low	$V_{IL}$ (DC)	-0.3	0.7	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>1</sup>	$I_{IL}$ (DC)			

1. See Table 24, page 22.

**Table 40 • LVC MOS 2.5 V DC Output Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC output logic high	$V_{OH}$ <sup>1</sup>	$V_{DDI} - 0.4$	–	V
DC output logic low	$V_{OL}$ <sup>2</sup>		0.4	V

1. The VOH/VOL test points selected ensure compliance with LVC MOS 2.5 V JEDEC8-5A requirements.

**Table 41 • LVC MOS 2.5 V AC Minimum and Maximum Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	$D_{MAX}$	400	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIO I/O bank)	$D_{MAX}$	410	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIOD I/O bank)	$D_{MAX}$	420	Mbps	AC loading: 17 pF load, maximum drive/slew

**Table 42 • LVC MOS 2.5 V AC Calibrated Impedance Option**

Parameter	Symbol	Typ	Unit
Supported output driver calibrated impedance (for DDRIO I/O bank)	$R_{odt\_cal}$	75, 60, 50, 33, 25, 20	$\Omega$

**Table 58 • LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	3.441	4.047	4.165	4.9	4.413	5.192	4.891	5.755	5.138	6.044	ns
4 mA	Slow	3.218	3.786	3.642	4.284	3.941	4.636	5.665	6.665	5.568	6.551	ns
6 mA	Slow	3.141	3.694	3.501	4.118	3.823	4.498	6.587	7.75	6.032	7.096	ns
8 mA	Slow	3.165	3.723	3.319	3.904	3.654	4.298	6.898	8.115	6.216	7.313	ns
10 mA	Slow	3.202	3.767	3.278	3.857	3.616	4.254	7.25	8.529	6.435	7.571	ns
12 mA	Slow	3.277	3.855	3.175	3.736	3.519	4.139	7.392	8.697	6.538	7.692	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 59 • LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	2.725	3.206	3.316	3.901	3.484	4.099	5.204	6.123	4.997	5.88	ns
4 mA	Slow	2.242	2.638	2.777	3.267	2.947	3.466	5.729	6.74	5.448	6.41	ns
6 mA	Slow	1.995	2.347	2.466	2.901	2.63	3.094	6.372	7.496	5.987	7.043	ns
8 mA	Slow	2.001	2.354	2.44	2.87	2.6	3.058	6.633	7.804	6.193	7.286	ns
10 mA	Slow	2.025	2.382	2.312	2.719	2.47	2.906	6.94	8.165	6.412	7.544	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.9 1.5 V LVC MOS

LVC MOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 60 • LVC MOS 1.5 V DC Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>DDI</sub>	1.425	1.5	1.575	V

**Table 61 • LVC MOS 1.5 V DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high for (MSIOD and DDRIO I/O banks)	V <sub>IH</sub> (DC)	0.65 × V <sub>DDI</sub>	1.575	V
DC input logic high (for MSIO I/O bank)	V <sub>IH</sub> (DC)	0.65 × V <sub>DDI</sub>	3.45	V
DC input logic low	V <sub>IL</sub> (DC)	-0.3	0.35 × V <sub>DDI</sub>	V
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)			-
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)			-

1. See Table 24, page 22.

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 67 • LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	2.051	2.413	2.086	2.455	ns

**Table 68 • LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	3.311	3.896	3.285	3.865	ns
50	3.654	4.299	3.623	4.263	ns
75	3.533	4.156	3.501	4.119	ns
150	3.415	4.018	3.388	3.986	ns

**Table 69 • LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	2.959	3.481	2.93	3.447	ns
50	3.298	3.88	3.268	3.845	ns
75	3.162	3.719	3.128	3.68	ns
150	3.053	3.592	3.021	3.554	ns

**Table 70 • LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	5.122	6.026	4.31	5.07	5.145	6.052	5.258	6.186	4.672	5.496	ns
	Medium	4.58	5.389	3.86	4.54	4.6	5.411	4.977	5.855	4.357	5.126	ns
	Medium fast	4.323	5.086	3.629	4.269	4.341	5.107	4.804	5.652	4.228	4.974	ns
	Fast	4.296	5.054	3.609	4.245	4.314	5.075	4.791	5.636	4.219	4.963	ns
4 mA	Slow	4.449	5.235	3.707	4.361	4.443	5.227	6.058	7.127	5.458	6.421	ns
	Medium	3.961	4.66	3.264	3.839	3.954	4.651	5.778	6.797	5.116	6.018	ns
	Medium fast	3.729	4.387	3.043	3.579	3.72	4.376	5.63	6.624	4.981	5.86	ns
	Fast	3.704	4.358	3.027	3.56	3.695	4.347	5.624	6.617	4.973	5.851	ns

**Table 72 • LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>	
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	Unit
2 mA	Slow	2.735	3.218	3.371	3.966	3.618	4.257	6.03	7.095	5.705	6.712 ns
4 mA	Slow	2.426	2.854	2.992	3.521	3.221	3.79	6.738	7.927	6.298	7.41 ns
6 mA	Slow	2.433	2.862	2.81	3.306	3.031	3.566	7.123	8.38	6.596	7.76 ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.10 1.2 V LVC MOS

LVC MOS 1.2 is a general standard for 1.2 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-12A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 73 • LVC MOS 1.2 V DC Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>DDI</sub>	1.140	1.2	1.26	V

**Table 74 • LVC MOS 1.2 V DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high (for MSIOD and DDRIO I/O banks)	V <sub>IH</sub> (DC)	0.65 × V <sub>DDI</sub>	1.26	V
DC input logic high (for MSIO I/O bank)	V <sub>IH</sub> (DC)	0.65 × V <sub>DDI</sub>	3.45	V
DC input logic low	V <sub>IL</sub> (DC)	-0.3	0.35 × V <sub>DDI</sub>	V
Input current high <sup>1</sup>	I <sub>IH</sub> (DC)			
Input current low <sup>1</sup>	I <sub>IL</sub> (DC)			

1. See Table 24, page 22.

**Table 75 • LVC MOS 1.2 V DC Output Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC output logic high	V <sub>OH</sub>	V <sub>DDI</sub> × 0.75		V
DC output logic low	V <sub>OL</sub>		V <sub>DDI</sub> × 0.25	V

**Table 76 • LVC MOS 1.2 V Minimum and Maximum AC Switching Speed**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	D <sub>MAX</sub>	200	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIO I/O bank)	D <sub>MAX</sub>	120	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIOD I/O bank)	D <sub>MAX</sub>	160	Mbps	AC loading: 17 pF load, maximum drive/slew

**Table 77 • LVC MOS 1.2 V AC Calibrated Impedance Option**

Parameter	Symbol	Typ	Unit
Supported output driver calibrated impedance (for DDRIO I/O bank)	RODT_CAL	75, 60, 50, 40	Ω

**Table 78 • LVC MOS 1.2 V AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point	V <sub>TRIP</sub>	0.6	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF
Capacitive loading for data path (T <sub>DP</sub> )	C <sub>LOAD</sub>	5	pF

**Table 79 • LVC MOS 1.2 V Transmitter Drive Strength Specifications**

Output Drive Selection			V <sub>OH</sub> (V)	V <sub>OL</sub> (V)	I <sub>OH</sub> (at V <sub>OH</sub> ) mA	I <sub>OL</sub> (at V <sub>OL</sub> ) mA	
	MSIO I/O Bank	MSIOD I/O Bank	DDRIO I/O Bank	Min	Max		
2 mA	2 mA	2 mA		V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	2	2
4 mA	4 mA	4 mA		V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	4	4
			6 mA	V <sub>DDI</sub> × 0.75	V <sub>DDI</sub> × 0.25	6	6

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

#### AC Switching Characteristics

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.14 V

**Table 80 • LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	2.448	2.88	2.466	2.901	ns

**Table 81 • LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

On-Die Termination ODT)	T <sub>PY</sub>		T <sub>PYS</sub>		Unit
	-1	-Std	-1	-Std	
None	4.714	5.545	4.675	5.5	ns
50	6.668	7.845	6.579	7.74	ns
75	5.832	6.862	5.76	6.777	ns
150	5.162	6.073	5.111	6.014	ns

**Table 131 • SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
<b>DDR3/SSTL15 Class I (DDR3 Reduced Drive)</b>				
DC output logic high	$V_{OH}$	$0.8 \times V_{DDI}$		V
DC output logic low	$V_{OL}$		$0.2 \times V_{DDI}$	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	6.5		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	-6.5		mA
<b>DDR3/SSTL15 Class II (DDR3 Full Drive)</b>				
DC output logic high	$V_{OH}$	$0.8 \times V_{DDI}$		V
DC output logic low	$V_{OL}$		$0.2 \times V_{DDI}$	V
Output minimum source DC current	$I_{OH}$ at $V_{OH}$	7.6		mA
Output minimum sink current	$I_{OL}$ at $V_{OL}$	-7.6		mA

**Table 132 • SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Unit
DC input differential voltage	$V_{ID}$	0.2	V

**Note:** To meet JEDEC electrical compliance, use DDR3 full drive transmitter.

**Table 133 • SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{DIFF}$ (AC)	0.3		V
AC differential cross point voltage	$V_x$ (AC)	$0.5 \times V_{DDI} - 0.150$	$0.5 \times V_{DDI} + 0.150$	V

**Table 134 • SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{MAX}$	667	Mbps	AC loading: per JEDEC specifications

**Table 135 • SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	$R_{REF}$	34, 40	$\Omega$	Reference resistor = 240 $\Omega$
Effective impedance value (ODT)	$R_{TT}$	20, 30, 40, 60, 120	$\Omega$	Reference resistor = 240 $\Omega$

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{\text{DIFF}}$	$0.6 \times V_{\text{DDI}}$		V
AC differential cross point voltage	$V_x$	$0.4 \times V_{\text{DDI}}$	$0.6 \times V_{\text{DDI}}$	V

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{\text{MAX}}$	400	Mbps	AC loading: per JEDEC specifications

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	$R_{\text{REF}}$	20, 42	$\Omega$	Reference resistor = 150 $\Omega$
Effective impedance value (ODT)	$R_{\text{TT}}$	50, 70, 150	$\Omega$	Reference resistor = 150 $\Omega$

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	$V_{\text{TRIP}}$	0.9	V
Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$R_{\text{ENT}}$	2K	$\Omega$
Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$C_{\text{ENT}}$	5	pF
Reference resistance for data test path for LPDDR ( $T_{DP}$ )	$RTT_{\text{TEST}}$	50	$\Omega$
Capacitive loading for data path ( $T_{DP}$ )	$C_{\text{LOAD}}$	5	$\Omega$

**AC Switching Characteristics**Worst-case commercial conditions:  $T_J = 85^{\circ}\text{C}$ ,  $V_{\text{DD}} = 1.14$  V, worst-case  $V_{\text{DDI}}$ .**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

On-Die Termination (ODT)	$T_{\text{PY}}$		
	-1	-Std	Unit
Pseudo differential	None	1.568	1.845 ns
True differential	None	1.588	1.869 ns

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

	$T_{\text{DP}}$		$T_{\text{ENZL}}$		$T_{\text{ENZH}}$		$T_{\text{ENHZ}}$		$T_{\text{ENLZ}}$		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
Single-ended	2.383	2.804	2.23	2.623	2.229	2.622	2.202	2.591	2.201	2.59	ns
Differential	2.396	2.819	2.764	3.252	2.764	3.252	2.255	2.653	2.255	2.653	ns

**Table 168 • LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>			Unit
	-1	-Std	Unit	
None	2.554	3.004	ns	
100	2.549	2.999	ns	

**Table 169 • LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2.136	2.513	2.416	2.842	2.402	2.825	2.423	2.85	2.409	2.833 ns

**Table 170 • LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**


	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
No pre-emphasis	1.61	1.893	1.749	2.058	1.735	2.041	1.897	2.231	1.866	2.195	ns
Min pre-emphasis	1.527	1.796	1.757	2.067	1.744	2.052	1.905	2.241	1.876	2.207	ns
Med pre-emphasis	1.496	1.76	1.765	2.077	1.751	2.06	1.914	2.252	1.884	2.216	ns

**LVDS33 AC Switching Characteristics****Table 171 • LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

On Die Termination (ODT)	T <sub>PY</sub>			Unit
	-1	-Std	Unit	
None	2.572	3.025	ns	
100	2.569	3.023	ns	

**Table 172 • LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
1.942	2.284	1.98	2.33	1.97	2.318	1.953	2.298	1.96	2.307 ns

**Figure 9 • I/O Register Output Timing Diagram**

The following table lists the output/enable propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 220 • Output/Enable Data Register Propagation Delays**

Parameter	Symbol	Measuring Nodes (from, to) <sup>1</sup>	-1	-Std	Unit
Bypass delay of the output/enable register	$T_{OBYP}$	F, G or H, I	0.353	0.415	ns
Clock-to-Q of the output/enable register	$T_{OCLKQ}$	E, G or E, I	0.263	0.309	ns
Data setup time for the output/enable register	$T_{OSUD}$	A, E or J, E	0.19	0.223	ns
Data hold time for the output/enable register	$T_{OHD}$	A, E or J, E	0	0	ns
Enable setup time for the output/enable register	$T_{OSUE}$	B, E	0.419	0.493	ns
Enable hold time for the output/enable register	$T_{OHE}$	B, E	0	0	ns
Synchronous load setup time for the output/enable register	$T_{OOSUSL}$	D, E	0.196	0.231	ns
Synchronous load hold time for the output/enable register	$T_{OHSL}$	D, E	0	0	ns
Asynchronous clear-to-q of the output/enable register ( $ADn = 1$ )	$T_{OALN2Q}$	C, G or C, I	0.505	0.594	ns
Asynchronous preset-to-q of the output/enable register ( $ADn = 0$ )		C, G or C, I	0.528	0.621	ns
Asynchronous load removal time for the output/enable register	$T_{OREMALN}$	C, E	0	0	ns
Asynchronous load recovery time for the output/enable register	$T_{ORECALN}$	C, E	0.034	0.04	ns
Asynchronous load minimum pulse width for the output/enable register	$T_{OWALN}$	C, C	0.304	0.357	ns
Clock minimum pulse width high for the output/enable register	$T_{OCKMPWH}$	E, E	0.075	0.088	ns
Clock minimum pulse width low for the output/enable register	$T_{OCKMPWL}$	E, E	0.159	0.187	ns

1. For the derating values at specific junction temperature and voltage supply levels, see Table 16, page 14 for derating values.

### 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.83	0.911	0.831	0.913	ns
Input high delay for global clock	$T_{RCKH}$	1.457	1.588	1.715	1.869	ns
Maximum skew for global clock	$T_{RCKSW}$		0.131		0.154	ns

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.835	0.888	0.833	0.886	ns
Input high delay for global clock	$T_{RCKH}$	1.405	1.489	1.654	1.752	ns
Maximum skew for global clock	$T_{RCKSW}$		0.084		0.098	ns

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.827	0.897	0.826	0.896	ns
Input high delay for global clock	$T_{RCKH}$	1.419	1.53	1.671	1.8	ns
Maximum skew for global clock	$T_{RCKSW}$		0.111		0.129	ns

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input low delay for global clock	$T_{RCKL}$	0.747	0.799	0.745	0.797	ns
Input high delay for global clock	$T_{RCKH}$	1.294	1.378	1.522	1.621	ns
Maximum skew for global clock	$T_{RCKSW}$		0.084		0.099	ns

**Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Pipelined clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.125		1.323		ns
Read access time with pipeline register			0.323		0.38	ns
Read access time without pipeline register	T <sub>CLK2Q</sub>		2.273		2.673	ns
Access time with feed-through write timing			1.511		1.778	ns
Address setup time	T <sub>ADDRSU</sub>	0.543		0.638		ns
Address hold time	T <sub>ADDRHD</sub>	0.274		0.322		ns
Data setup time	T <sub>DSU</sub>	0.334		0.393		ns
Data hold time	T <sub>DHD</sub>	0.082		0.096		ns
Block select setup time	T <sub>BLKSU</sub>	0.207		0.244		ns
Block select hold time	T <sub>BLKHD</sub>	0.216		0.254		ns
Block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		1.511		1.778	ns
Block select minimum pulse width	T <sub>BLKMPW</sub>	0.186		0.219		ns
Read enable setup time	T <sub>RDESU</sub>	0.516		0.607		ns
Read enable hold time	T <sub>RDEHD</sub>	0.071		0.083		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	T <sub>RDPLESU</sub>	0.248		0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	T <sub>RDPLEHD</sub>	0.102		0.12		ns
Asynchronous reset to output propagation delay	T <sub>R2Q</sub>		1.507		1.773	ns
Asynchronous reset removal time	T <sub>RSTREM</sub>	0.506		0.595		ns
Asynchronous reset recovery time	T <sub>RSTREC</sub>	0.004		0.005		ns
Asynchronous reset minimum pulse width	T <sub>RSTMPW</sub>	0.301		0.354		ns
Pipelined register asynchronous reset removal time	T <sub>PLRSTREM</sub>	-0.279		-0.328		ns
Pipelined register asynchronous reset recovery time	T <sub>PLRSTREC</sub>	0.327		0.385		ns
Pipelined register asynchronous reset minimum pulse width	T <sub>PLRSTMPW</sub>	0.282		0.332		ns
Synchronous reset setup time	T <sub>SRSTSU</sub>	0.226		0.265		ns
Synchronous reset hold time	T <sub>SRSTHD</sub>	0.036		0.043		ns
Write enable setup time	T <sub>WESU</sub>	0.458		0.539		ns
Write enable hold time	T <sub>WEHD</sub>	0.048		0.057		ns
Maximum frequency	F <sub>MAX</sub>		400		340	MHz

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read synchronous reset hold time	T <sub>SRSTHD</sub>	0.061		0.071		ns
Write clock period	T <sub>CCY</sub>	4		4		ns
Write clock minimum pulse width high	T <sub>CCLKMPWH</sub>	1.8		1.8		ns
Write clock minimum pulse width low	T <sub>CCLKMPWL</sub>	1.8		1.8		ns
Write block setup time	T <sub>BLKCSU</sub>	0.404		0.476		ns
Write block hold time	T <sub>BLKCHD</sub>	0.007		0.008		ns
Write input data setup time	T <sub>DINCSU</sub>	0.115		0.135		ns
Write input data hold time	T <sub>DINCHD</sub>	0.15		0.177		ns
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104		ns
Write address hold time	T <sub>ADDRCHD</sub>	0.128		0.15		ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467		ns
Write enable hold time	T <sub>WECHD</sub>	-0.026		-0.03		ns
Maximum frequency	F <sub>MAX</sub>		250		250	MHz

The following table lists the μSRAM in 128 × 9 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4		4		ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8		1.8		ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8		1.8		ns
Read pipeline clock period	T <sub>PLCY</sub>	4		4		ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8		1.8		ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.266		0.313	ns
Read access time without pipeline register			1.677		1.973	ns
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301		0.354		ns
Read address setup time in asynchronous mode		1.856		2.184		ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.091		0.107		ns
Read address hold time in asynchronous mode		-0.778		-0.915		ns
Read enable setup time	T <sub>RDENSU</sub>	0.278		0.327		ns
Read enable hold time	T <sub>RDENHD</sub>	0.057		0.067		ns
Read block select setup time	T <sub>BLKSU</sub>	1.839		2.163		ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65		-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.036		2.396	ns

**Table 243 • μSRAM (RAM1024x1) in 1024 × 1 Mode (continued)**

Parameter	Symbol	-1		-Std	
		Min	Max	Min	Max
Read asynchronous reset recovery time (pipelined clock)	T <sub>RSTREC</sub>	0.507		0.597	ns
Read asynchronous reset recovery time (non-pipelined clock)		0.236		0.278	ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T <sub>R2Q</sub>		0.83	0.98	ns
Read synchronous reset setup time	T <sub>SRSTSU</sub>	0.271		0.319	ns
Read synchronous reset hold time	T <sub>SRSTHD</sub>	0.061		0.071	ns
Write clock period	T <sub>CCY</sub>	4		4	ns
Write clock minimum pulse width high	T <sub>CCLKMPWH</sub>	1.8		1.8	ns
Write clock minimum pulse width low	T <sub>CCLKMPWL</sub>	1.8		1.8	ns
Write block setup time	T <sub>BLKCSU</sub>	0.404		0.476	ns
Write block hold time	T <sub>BLKCHD</sub>	0.007		0.008	ns
Write input data setup time	T <sub>DINCSU</sub>	0.003		0.004	ns
Write input data hold time	T <sub>DINCHD</sub>	0.137		0.161	ns
Write address setup time	T <sub>ADDRCSU</sub>	0.088		0.104	ns
Write address hold time	T <sub>ADDRCHD</sub>	0.247		0.29	ns
Write enable setup time	T <sub>WECSU</sub>	0.397		0.467	ns
Write enable hold time	T <sub>WECHD</sub>	-0.03		-0.03	ns
Maximum frequency	F <sub>MAX</sub>		250	250	MHz

### 2.3.13 Programming Times

The following tables list the programming times in typical conditions when T<sub>J</sub> = 25 °C, V<sub>DD</sub> = 1.2 V. External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 244 • JTAG Programming (Fabric Only)**

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	302672	22	10	Sec
010	568784	28	18	Sec
025	1223504	51	26	Sec
050	2424832	66	54	Sec
060	2418896	77	54	Sec
090	3645968	113	126	Sec
150	6139184	155	193	Sec

The following table lists the programming times in worst-case conditions when  $T_J = 100 \text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14 \text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 256 • JTAG Programming (Fabric Only)**

M2S/M2GL Device	Image size		Verify	Unit
	Bytes	Program		
005	302672	44	10	Sec
010	568784	50	18	Sec
025	1223504	73	26	Sec
050	2424832	88	54	Sec
060	2418896	99	54	Sec
090	3645968	135	126	Sec
150	6139184	177	193	Sec

**Table 257 • JTAG Programming (eNVM Only)**

M2S/M2GL Device	Image size		Verify	Unit
	Bytes	Program		
005	137536	61	4	Sec
010	274816	100	9	Sec
025	274816	100	9	Sec
050	2,78,528	106	8	Sec
060	268480	98	8	Sec
090	544496	176	15	Sec
150	544496	177	15	Sec

**Table 258 • JTAG Programming (Fabric and eNVM)**

M2S/M2GL Device	Image size		Verify	Unit
	Bytes	Program		
005	439296	71	11	Sec
010	842688	129	20	Sec
025	1497408	142	35	Sec
050	2695168	184	59	Sec
060	2686464	180	70	Sec
090	4190208	288	147	Sec
150	6682768	338	231	Sec

**Table 265 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	69	49	50	Sec
010	99	57	57	Sec
025	150	64	63	Sec
050	55 <sup>1</sup>	Not Supported	Not Supported	Sec
060	313	105	104	Sec
090	449	131	130	Sec
150	730	179	183	Sec

1. Auto programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 266 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	63	70	71	Sec
010	108	109	109	Sec
025	109	107	108	Sec
050	107	Not Supported	Not Supported	Sec
060	100	108	108	Sec
090	176	184	184	Sec
150	183	183	183	Sec

**Table 267 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

M2S/M2GL Device	Auto Programming 100 kHz	Auto Update 25 MHz	Programming Recovery 12.5 MHz	Unit
005	109	89	88	Sec
010	183	135	135	Sec
025	251	142	143	Sec
050	134	Not Supported	Not Supported	Sec
060	390	183	180	Sec
090	604	283	282	Sec
150	889	331	332	Sec

### 2.3.17 Non-Deterministic Random Bit Generator (NRBG) Characteristics

For more information about NRBG, see *AC407: Using NRBG Services in SmartFusion2 and IGLOO2 Devices Application Note*. The following table lists the NRBG in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 275 • Non-Deterministic Random Bit Generator (NRBG)**

<b>Service</b>	<b>Timing</b>	<b>Unit</b>	<b>Conditions</b>	
			<b>Prediction Resistance</b>	<b>Additional Input</b>
Instantiate	85	ms	OFF	X
Generate (after Instantiate) <sup>1</sup>	4.5 ms + (6.25 us/byte x No. of Bytes)		OFF	0
	6.0 ms + (6.25 us/byte x No. of Bytes)		OFF	64
	7.0 ms + (6.25 us/byte x No. of Bytes)		OFF	128
Generate (after Instantiate)	47	ms	ON	X
Generate (subsequent) <sup>1</sup>	0.5 ms + (6.25 us/byte x No. of Bytes)		OFF	0
	2.0 ms + (6.25 us/byte x No. of Bytes)		OFF	64
	3.0 ms + (6.25 us/byte x No. of Bytes)		OFF	128
Generate (subsequent)	43	ms	ON	X
Reseed	40	ms		
Unstantiate	0.16	ms		
Reset	0.10	ms		
Self test	20	ms	First time after power-up	
	6	ms	Subsequent	

1. If PUF\_OFF, generate will incur additional PUF delay time for consecutive service calls.

### 2.3.18 Cryptographic Block Characteristics

For more information about cryptographic block and associated services, see *AC410: Using AES System Services in SmartFusion2 and IGLOO2 Devices Application Note* and *AC432: Using SHA-256 System Services in SmartFusion2 and IGLOO2 Devices Application Note*.

The following table lists the cryptographic block characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 276 • Cryptographic Block Characteristics**

<b>Service</b>	<b>Conditions</b>	<b>Timing</b>	<b>Unit</b>
Any service	First certificate check penalty at boot	11.5	ms
AES128/256 (encoding / decoding) <sup>1</sup>	100 blocks up to 64k blocks	700	kbps

**Table 303 • I<sup>2</sup>C Characteristics (continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Maximum data rate	D <sub>MAX</sub>			400	Kbps	Fast mode
				100	Kbps	Standard mode
Pulse width of spikes which must be suppressed by the input filter	T <sub>FILT</sub>	50		ns		Fast mode

1. These values are provided for MSIO Bank–LVTTL 8 mA Low Drive at 25 °C, typical conditions. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. These maximum values are provided for information only. Minimum output buffer resistance values depend on V<sub>DDI<sub>x</sub></sub>, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
3. R(PULL-DOWN-MAX) = (V<sub>OL</sub>spec)/I<sub>OL</sub>spec.
4. R(PULL-UP-MAX) = (V<sub>DDI</sub>max–V<sub>OHS</sub>spec)/I<sub>OHS</sub>spec.

The following table lists the I<sup>2</sup>C switching characteristics in worst-case industrial conditions when T<sub>J</sub> = 100 °C, V<sub>DD</sub> = 1.14 V

**Table 304 • I<sup>2</sup>C Switching Characteristics**

Parameter	Symbol	-1		Std
		Min	Min	Unit
Low period of I <sup>2</sup> C_x_SCL	T <sub>LOW</sub>	1	1	PCLK cycles
High period of I <sup>2</sup> C_x_SCL	T <sub>HIGH</sub>	1	1	PCLK cycles
START hold time	T <sub>HD;STA</sub>	1	1	PCLK cycles
START setup time	T <sub>SU;STA</sub>	1	1	PCLK cycles
DATA hold time	T <sub>HD;DAT</sub>	1	1	PCLK cycles
DATA setup time	T <sub>SU;DAT</sub>	1	1	PCLK cycles
STOP setup time	T <sub>SU;STO</sub>	1	1	PCLK cycles

**Figure 21 • I<sup>2</sup>C Timing Parameter Definition**