



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 86184   |
| Total RAM Bits                 | 2648064   |
| Number of I/O                  | 180   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 2.625V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 325-TFBGA, FCBGA  |
| Supplier Device Package        | 325-FCBGA (11x11)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl090ts-fcs325">https://www.e-xfl.com/product-detail/microchip-technology/m2gl090ts-fcs325</a> |

## 2.2 References

The following documents are recommended references:

- *PB0121: IGLOO2 Product Brief*
- *DS0124: IGLOO2 Pin Descriptions*
- *PB0115: SmartFusion2 SoC FPGA Product Brief*
- *DS0115: SmartFusion2 Pin Descriptions*

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

## 2.3 Electrical Specifications

### 2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

**Table 3 • Absolute Maximum Ratings**

| Parameter   | Symbol                      | Min  | Max  | Unit |
|---|-----------------------------|------|------|------|
| DC core supply voltage. Must always power this pin.   | $V_{DD}$                    | -0.3 | 1.32 | V    |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin.         | $V_{PP}$                    | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | MSS_MDDR_PLL_VDDA           | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | HPMS_MDDR_PLL_VDDA          | -0.3 | 3.63 | V    |
| Analog power pad for FDDR PLL   | FDDR_PLL_VDDA               | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | PLL0_PLL1_MSS_MDDR_VDDA     | -0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL   | PLL0_PLL1_HPMS_MDDR_VDDA    | -0.3 | 3.63 | V    |
| Analog power pad for PLL0–5   | CCC_XX[01]_PLL_VDDA         | -0.3 | 3.63 | V    |
| High supply voltage for PLL SerDes[01]  | SERDES_[01]_PLL_VDDA        | -0.3 | 3.63 | V    |
| Analog power for SerDes[01] PLL lane0 to lane3.<br>This is a 2.5 V SerDes internal PLL supply.            | SERDES_[01]_L[0123]_VDDAPLL | -0.3 | 2.75 | V    |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesI0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO  | -0.3 | 1.32 | V    |
| PCIe/PCS power supply   | SERDES_[01]_VDD             | -0.3 | 1.32 | V    |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank   | $V_{DDIx}$                  | -0.3 | 3.63 | V    |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks   | $V_{DDIx}$                  | -0.3 | 2.75 | V    |
| I/O Input voltage for MSIO I/O bank   | $V_I$                       | -0.3 | 3.63 | V    |
| I/O Input voltage for MSIOD/DDRIO I/O bank  | $V_I$                       | -0.3 | 2.75 | V    |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ .          | $V_{PPNVM}$                 | -0.3 | 3.63 | V    |
| Storage temperature <sup>1</sup>  | $T_{STG}$                   | -65  | 150  | °C   |
| Junction temperature  | $T_J$                       | -55  | 135  | °C   |

### 2.3.5.5 Detailed I/O Characteristics

**Table 24 • Input Capacitance, Leakage Current, and Ramp Time**

| Symbol                | Description  | Maximum | Unit          | Conditions                  |
|-----------------------|--|---------|---------------|-----------------------------|
| $C_{IN}$              | Input capacitance  | 10      | pF            |                             |
| $I_{IL} \text{ (dc)}$ | Input current low<br>(Applicable to HSTL/SSTL inputs only)     | 400     | $\mu\text{A}$ | $V_{DDI} = 2.5 \text{ V}$   |
|                       |  | 500     | $\mu\text{A}$ | $V_{DDI} = 1.8 \text{ V}$   |
|                       |  | 600     | $\mu\text{A}$ | $V_{DDI} = 1.5 \text{ V}^1$ |
| $I_{IH} \text{ (dc)}$ | Input current high<br>(Applicable to all other digital inputs) | 10      | $\mu\text{A}$ |                             |
|                       |  | 400     | $\mu\text{A}$ | $V_{DDI} = 2.5 \text{ V}$   |
|                       |  | 500     | $\mu\text{A}$ | $V_{DDI} = 1.8 \text{ V}$   |
| $T_{RAMPIN}^2$        | Input ramp time<br>(Applicable to all digital inputs)          | 600     | $\mu\text{A}$ | $V_{DDI} = 1.5 \text{ V}^1$ |
|                       |  | 10      | $\mu\text{A}$ |                             |
|                       |  | 50      | ns            |                             |

1. Applicable when I/O pair is programmed with an HSTL/SSTL I/O type on IOP and an un-terminated I/O type (LVCMOS, for example) on ION pad.
2. Voltage ramp must be monotonic.

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of DDRIO I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 25 • I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank**

| $V_{DDI}$ Domain      | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|-----------------------|--|-------|--|-------|
|                       | Min                                      | Max   | Min  | Max   |
| 2.5 V <sup>1, 2</sup> | 10K                                      | 17.8K | 9.98K                                      | 18K   |
| 1.8 V <sup>1, 2</sup> | 10.3K                                    | 19.1K | 10.3K                                      | 19.5K |
| 1.5 V <sup>1, 2</sup> | 10.6K                                    | 20.2K | 10.6K                                      | 21.1K |
| 1.2 V <sup>1, 2</sup> | 11.1K                                    | 22.7K | 11.2K                                      | 24.6K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OL\text{spec}})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDI\text{max}} - V_{OH\text{spec}})/I(\text{WEAK PULL-UP MIN})$ .

**Table 53 • LVC MOS 1.8 V AC Calibrated Impedance Option**

| Parameter   | Symbol               | Typ                       | Unit |
|---|----------------------|---------------------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | R <sub>ODT_CAL</sub> | 75, 60, 50,<br>33, 25, 20 | Ω    |

**Table 54 • LVC MOS 1.8 V AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point for data path  | V <sub>TRIP</sub> | 0.9 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )                             | R <sub>ENT</sub>  | 2k  | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , C <sub>ENT</sub><br>T <sub>LZ</sub> ) |                   | 5   | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5   | pF   |

**Table 55 • LVC MOS 1.8 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                    | V <sub>OH</sub> (V)     | V <sub>OL</sub> (V) | I <sub>OH</sub> (at V <sub>OH</sub> ) | I <sub>OL</sub> (at V <sub>OL</sub> ) |
|------------------------|----------------|--------------------|-------------------------|---------------------|---------------------------------------|---------------------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank     | Min                     | Max                 | mA                                    | mA                                    |
| 2 mA                   | 2 mA           | 2 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 2                                     | 2                                     |
| 4 mA                   | 4 mA           | 4 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 4                                     | 4                                     |
| 6 mA                   | 6 mA           | 6 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 6                                     | 6                                     |
| 8 mA                   | 8 mA           | 8 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 8                                     | 8                                     |
| 10 mA                  | 10 mA          | 10 mA              | V <sub>DDI</sub> – 0.45 | 0.45                | 10                                    | 10                                    |
| 12 mA                  |                | 12 mA              | V <sub>DDI</sub> – 0.45 | 0.45                | 12                                    | 12                                    |
|                        |                | 16 mA <sup>1</sup> | V <sub>DDI</sub> – 0.45 | 0.45                | 16                                    | 16                                    |

1. 16 mA drive strengths, all slews, meets LPDDR JEDEC electrical compliance.

#### AC Switching Characteristics

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.71 V

**Table 56 • LVC MOS 1.8 V Receiver Characteristics (Input Buffers)**

| On-Die Termination<br>(ODT)  | T <sub>PY</sub> |       |       |       | T <sub>PYS</sub> | Unit |
|--|-----------------|-------|-------|-------|------------------|------|
|  | -1              | -Std  | -1    | -Std  |                  |      |
| <b>LVC MOS 1.8 V<br/>(for DDRIO I/O bank<br/>with Fixed Codes)</b> | None            | 1.968 | 2.315 | 2.099 | 2.47             | ns   |
|  | None            | 2.898 | 3.411 | 2.883 | 3.393            | ns   |
|  | 50              | 3.05  | 3.59  | 3.044 | 3.583            | ns   |
| <b>LVC MOS 1.8 V<br/>(for MSIO I/O bank)</b>                       | 75              | 2.999 | 3.53  | 2.987 | 3.516            | ns   |
|  | 150             | 2.947 | 3.469 | 2.933 | 3.452            | ns   |
|  | None            | 2.611 | 3.071 | 2.598 | 3.057            | ns   |
|  | 50              | 2.775 | 3.264 | 2.775 | 3.265            | ns   |
| <b>LVC MOS 1.8 V<br/>(for MSIOD I/O bank)</b>                      | 75              | 2.72  | 3.2   | 2.712 | 3.19             | ns   |
|  | 150             | 2.666 | 3.137 | 2.655 | 3.123            | ns   |

### 2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 2.375 | 2.5   | 2.625 | V    |
| Termination voltage     | $V_{TT}$  | 1.164 | 1.250 | 1.339 | V    |
| Input reference voltage | $V_{REF}$ | 1.164 | 1.250 | 1.339 | V    |

**Table 104 • DDR1/SSTL2 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min              | Max              | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.15$ | 2.625            | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3             | $V_{REF} - 0.15$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                  |                  |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                  |                  |      |

1. See Table 24, page 22.

**Table 105 • DDR1/SSTL2 DC Output Voltage Specification**

| Parameter   | Symbol               | Min              | Max              | Unit |
|---|----------------------|------------------|------------------|------|
| <b>SSTL2 Class I (DDR Reduced Drive)</b>  |                      |                  |                  |      |
| DC output logic high  | $V_{OH}$             | $V_{TT} + 0.608$ |                  | V    |
| DC output logic low   | $V_{OL}$             |                  | $V_{TT} - 0.608$ | V    |
| Output minimum source DC current  | $I_{OH}$ at $V_{OH}$ | 8.1              |                  | mA   |
| Output minimum sink current   | $I_{OL}$ at $V_{OL}$ | -8.1             |                  | mA   |
| <b>SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only</b> |                      |                  |                  |      |
| DC output logic high  | $V_{OH}$             | $V_{TT} + 0.81$  |                  | V    |
| DC output logic low   | $V_{OL}$             |                  | $V_{TT} - 0.81$  | V    |
| Output minimum source DC current  | $I_{OH}$ at $V_{OH}$ | 16.2             |                  | mA   |
| Output minimum sink current   | $I_{OL}$ at $V_{OL}$ | -16.2            |                  | mA   |

**Table 106 • DDR1/SSTL2 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 118 • DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  |      |
| Single-ended | 2.29     | 2.693 | 1.988    | 2.338 | 1.978    | 2.326 | 1.989    | 2.34  | 1.979    | 2.328 | ns   |
| Differential | 2.418    | 2.846 | 2.304    | 2.711 | 2.297    | 2.702 | 2.131    | 2.506 | 2.124    | 2.499 | ns   |

**2.3.6.4 Stub-Series Terminated Logic 1.8 V (SSTL18)**

SSTL18 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double date rate (DDR2) standard. IGLOO2 and SmartFusion2 SoC FPGA I/Os support both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification****Table 119 • SSTL18 DC Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.71  | 1.8   | 1.89  | V    |
| Termination voltage     | $V_{TT}$  | 0.838 | 0.900 | 0.964 | V    |
| Input reference voltage | $V_{REF}$ | 0.838 | 0.900 | 0.964 | V    |

**Table 120 • SSTL18 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min               | Max               | Unit |
|---------------------------------|---------------|-------------------|-------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.125$ | 1.89              | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3              | $V_{REF} - 0.125$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                   |                   |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                   |                   |      |

1. See Table 24, page 22.

**Table 121 • SSTL18 DC Output Voltage Specification**

| Parameter  | Symbol               | Min              | Max              | Unit |
|--|----------------------|------------------|------------------|------|
| <b>SSTL18 Class I (DDR2 Reduced Drive)</b>             |                      |                  |                  |      |
| DC output logic high                                   | $V_{OH}$             | $V_{TT} + 0.603$ |                  | V    |
| DC output logic low                                    | $V_{OL}$             |                  | $V_{TT} - 0.603$ | V    |
| Output minimum source DC current (DDRIO I/O bank only) | $I_{OH}$ at $V_{OH}$ | 6.5              |                  | mA   |
| Output minimum sink current (DDRIO I/O bank only)      | $I_{OL}$ at $V_{OL}$ | -6.5             |                  | mA   |
| <b>SSTL18 Class II (DDR2 Full Drive)<sup>1</sup></b>   |                      |                  |                  |      |
| DC output logic high                                   | $V_{OH}$             | $V_{TT} + 0.603$ |                  | V    |
| DC output logic low                                    | $V_{OL}$             |                  | $V_{TT} - 0.603$ | V    |
| Output minimum source DC current (DDRIO I/O bank only) | $I_{OH}$ at $V_{OH}$ | 13.4             |                  | mA   |
| Output minimum sink current (DDRIO I/O bank only)      | $I_{OL}$ at $V_{OL}$ | -13.4            |                  | mA   |

1. To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.

**Table 150 • LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.281    | 2.683 | 2.196      | 2.584 | 2.195      | 2.583 | 2.171      | 2.555 | 2.17       | 2.554 | ns   |
| Differential | 2.298    | 2.703 | 2.288      | 2.692 | 2.288      | 2.692 | 2.593      | 3.051 | 2.593      | 3.051 | ns   |

**Minimum and Maximum DC/AC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode**

**Table 151 • LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max  | Unit |
|----------------|-----------|-------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 1.710 | 1.8 | 1.89 | V    |

**Table 152 • LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification**

| Parameter   | Symbol        | Min                   | Max                   | Unit |
|---|---------------|-----------------------|-----------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 1.89                  | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 3.45                  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3                  | $0.35 \times V_{DDI}$ | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |                       |                       |      |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |                       |                       |      |

1. See Table 24, page 22.

**Table 153 • LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification**

| Parameter            | Symbol   | Min              | Max  | Unit |
|----------------------|----------|------------------|------|------|
| DC output logic high | $V_{OH}$ | $V_{DDI} - 0.45$ |      | V    |
| DC output logic low  | $V_{OL}$ |                  | 0.45 | V    |

**Table 154 • LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds**

| Parameter                              | Symbol    | Max | Unit | Conditions   |
|--|-----------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: 17pf load, 8 ma drive and above/all slew |

**Table 155 • LPDDR-LVCMOS 1.8 V Calibrated Impedance Option**

| Parameter   | Symbol   | Typ                    | Unit     |
|---|----------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 33, 25, 20 | $\Omega$ |

**Table 162 • LVDS DC Output Voltage Specification**

| Parameter            | Symbol          | Min  | Typ   | Max  | Unit |
|----------------------|-----------------|------|-------|------|------|
| DC output logic high | V <sub>OH</sub> | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | V <sub>OL</sub> | 0.9  | 1.075 | 1.25 | V    |

**Table 163 • LVDS DC Differential Voltage Specification**

| Parameter                         | Symbol           | Min   | Typ  | Max   | Unit |
|-----------------------------------|------------------|-------|------|-------|------|
| Differential output voltage swing | V <sub>OD</sub>  | 250   | 350  | 450   | mV   |
| Output common mode voltage        | V <sub>OCM</sub> | 1.125 | 1.25 | 1.375 | V    |
| Input common mode voltage         | V <sub>ICM</sub> | 0.05  | 1.25 | 2.35  | V    |
| Input differential voltage        | V <sub>ID</sub>  | 100   | 350  | 600   | mV   |

**Table 164 • LVDS Minimum and Maximum AC Switching Speed**

| Parameter  | Symbol           | Max | Unit | Conditions                                  |
|--|------------------|-----|------|---|
| Maximum data rate (for MSIO I/O bank)                  | D <sub>MAX</sub> | 535 | Mbps | AC loading: 12 pF / 100 Ω differential load |
| Maximum data rate (for MSIOD I/O bank) no pre-emphasis | D <sub>MAX</sub> | 620 | Mbps | AC loading: 10 pF / 100 Ω differential load |
|  |                  | 700 | Mbps | AC loading: 2 pF / 100 Ω differential load  |

**Table 165 • LVDS AC Impedance Specifications**

| Parameter              | Symbol         | Typ | Max | Unit |
|------------------------|----------------|-----|-----|------|
| Termination resistance | R <sub>T</sub> | 100 |     | Ω    |

**Table 166 • LVDS AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ         | Unit |
|---|-------------------|-------------|------|
| Measuring/trip point for data path  | V <sub>TRIP</sub> | Cross point | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K          | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5           | pF   |

**LVDS25 AC Switching Characteristics**Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V**Table 167 • LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | T <sub>PY</sub> |       |      |
|--------------------------|-----------------|-------|------|
|                          | -1              | -Std  | Unit |
| None                     | 2.774           | 3.263 | ns   |
| 100                      | 2.775           | 3.264 | ns   |

**Table 168 • LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | T <sub>PY</sub> |       |      | Unit |
|--------------------------|-----------------|-------|------|------|
|                          | -1              | -Std  | Unit |      |
| None                     | 2.554           | 3.004 | ns   |      |
| 100                      | 2.549           | 2.999 | ns   |      |

**Table 169 • LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| T <sub>DP</sub> | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit     |
|-----------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|----------|
|                 | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1              | -Std  |          |
| 2.136           | 2.513           | 2.416 | 2.842           | 2.402 | 2.825           | 2.423 | 2.85            | 2.409 | 2.833 ns |

**Table 170 • LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

|                  | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|------------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|                  | -1              | -Std  |      |
| No pre-emphasis  | 1.61            | 1.893 | 1.749           | 2.058 | 1.735           | 2.041 | 1.897           | 2.231 | 1.866           | 2.195 | ns   |
| Min pre-emphasis | 1.527           | 1.796 | 1.757           | 2.067 | 1.744           | 2.052 | 1.905           | 2.241 | 1.876           | 2.207 | ns   |
| Med pre-emphasis | 1.496           | 1.76  | 1.765           | 2.077 | 1.751           | 2.06  | 1.914           | 2.252 | 1.884           | 2.216 | ns   |

**LVDS33 AC Switching Characteristics****Table 171 • LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On Die Termination (ODT) | T <sub>PY</sub> |       |      | Unit |
|--------------------------|-----------------|-------|------|------|
|                          | -1              | -Std  | Unit |      |
| None                     | 2.572           | 3.025 | ns   |      |
| 100                      | 2.569           | 3.023 | ns   |      |

**Table 172 • LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| T <sub>DP</sub> | T <sub>ZL</sub> |      | T <sub>ZH</sub> |      | T <sub>HZ</sub> |       | T <sub>LZ</sub> |      | Unit     |
|-----------------|-----------------|------|-----------------|------|-----------------|-------|-----------------|------|----------|
|                 | -1              | -Std | -1              | -Std | -1              | -Std  | -1              | -Std |          |
| 1.942           | 2.284           | 1.98 | 2.33            | 1.97 | 2.318           | 1.953 | 2.298           | 1.96 | 2.307 ns |

### 2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 173 • B-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 174 • B-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.

**Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 176 • B-LVDS DC Differential Voltage Specification**

| Parameter  | Symbol    | Min  | Max       | Unit |
|--|-----------|------|-----------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 65   | 460       | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 1.1  | 1.5       | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.05 | 2.4       | V    |
| Input differential voltage                                 | $V_{ID}$  | 0.1  | $V_{DDI}$ | V    |

**Table 177 • B-LVDS Minimum and Maximum AC Switching Speed**

| Parameter                             | Symbol    | Max | Unit | Conditions                                 |
|---------------------------------------|-----------|-----|------|--|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 Ω differential load |

**Table 178 • B-LVDS AC Impedance Specifications**


| Parameter              | Symbol | Typ | Unit |
|------------------------|--------|-----|------|
| Termination resistance | $R_T$  | 27  | Ω    |

**Table 179 • B-LVDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit |
|--|------------|-------------|------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V    |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | Ω    |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF   |


### 2.3.8.2 Output/Enable Register

Figure 8 • Timing Model for Output/Enable Register



### 2.3.9.2 Input DDR Timing Diagram

Figure 11 • Input DDR Timing Diagram




### 2.3.9.3 Timing Characteristics

The following table lists the input DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

Table 221 • Input DDR Propagation Delays

| Symbol          | Description                                   | Measuring Nodes<br>(from, to) | -1    | -Std  | Unit |
|-----------------|---|-------------------------------|-------|-------|------|
| $T_{DDRICKQ1}$  | Clock-to-Out Out_QR for input DDR             | B, C                          | 0.16  | 0.188 | ns   |
| $T_{DDRICKQ2}$  | Clock-to-Out Out_QF for input DDR             | B, D                          | 0.166 | 0.195 | ns   |
| $T_{DDRISUD}$   | Data setup for input DDR                      | A, B                          | 0.357 | 0.421 | ns   |
| $T_{DDRIHD}$    | Data hold for input DDR                       | A, B                          | 0     | 0     | ns   |
| $T_{DDRISE}$    | Enable setup for input DDR                    | E, B                          | 0.46  | 0.542 | ns   |
| $T_{DDRIHE}$    | Enable hold for input DDR                     | E, B                          | 0     | 0     | ns   |
| $T_{DDRISUQN}$  | Synchronous load setup for input DDR          | G, B                          | 0.46  | 0.542 | ns   |
| $T_{DDRIHSLN}$  | Synchronous load hold for input DDR           | G, B                          | 0     | 0     | ns   |
| $T_{DDRIAL2Q1}$ | Asynchronous load-to-out QR for input DDR     | F, C                          | 0.587 | 0.69  | ns   |
| $T_{DDRIAL2Q2}$ | Asynchronous load-to-out QF for input DDR     | F, D                          | 0.541 | 0.636 | ns   |
| $T_{DDRIAL2Q1}$ | Asynchronous load removal time for input DDR  | F, B                          | 0     | 0     | ns   |
| $T_{DDRIRECAL}$ | Asynchronous load recovery time for input DDR | F, B                          | 0.074 | 0.087 | ns   |

**2.3.9.4 Output DDR Module****Figure 12 • Output DDR Module**

**Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode (continued)**

| Parameter                            | Symbol                | -1     |     | -Std  |     | Unit |
|--------------------------------------|-----------------------|--------|-----|-------|-----|------|
|                                      |                       | Min    | Max | Min   | Max |      |
| Read synchronous reset hold time     | T <sub>SRSTHD</sub>   | 0.061  |     | 0.071 |     | ns   |
| Write clock period                   | T <sub>CCY</sub>      | 4      |     | 4     |     | ns   |
| Write clock minimum pulse width high | T <sub>CCLKMPWH</sub> | 1.8    |     | 1.8   |     | ns   |
| Write clock minimum pulse width low  | T <sub>CCLKMPWL</sub> | 1.8    |     | 1.8   |     | ns   |
| Write block setup time               | T <sub>BLKCSU</sub>   | 0.404  |     | 0.476 |     | ns   |
| Write block hold time                | T <sub>BLKCHD</sub>   | 0.007  |     | 0.008 |     | ns   |
| Write input data setup time          | T <sub>DINCSU</sub>   | 0.115  |     | 0.135 |     | ns   |
| Write input data hold time           | T <sub>DINCHD</sub>   | 0.15   |     | 0.177 |     | ns   |
| Write address setup time             | T <sub>ADDRCSU</sub>  | 0.088  |     | 0.104 |     | ns   |
| Write address hold time              | T <sub>ADDRCHD</sub>  | 0.128  |     | 0.15  |     | ns   |
| Write enable setup time              | T <sub>WECSU</sub>    | 0.397  |     | 0.467 |     | ns   |
| Write enable hold time               | T <sub>WECHD</sub>    | -0.026 |     | -0.03 |     | ns   |
| Maximum frequency                    | F <sub>MAX</sub>      |        | 250 |       | 250 | MHz  |

The following table lists the μSRAM in 128 × 9 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode**

| Parameter   | Symbol                 | -1     |       | -Std   |       | Unit |
|---|------------------------|--------|-------|--------|-------|------|
|   |                        | Min    | Max   | Min    | Max   |      |
| Read clock period   | T <sub>CY</sub>        | 4      |       | 4      |       | ns   |
| Read clock minimum pulse width high   | T <sub>CLKMPWH</sub>   | 1.8    |       | 1.8    |       | ns   |
| Read clock minimum pulse width low  | T <sub>CLKMPWL</sub>   | 1.8    |       | 1.8    |       | ns   |
| Read pipeline clock period  | T <sub>PLCY</sub>      | 4      |       | 4      |       | ns   |
| Read pipeline clock minimum pulse width high                                | T <sub>PLCLKMPWH</sub> | 1.8    |       | 1.8    |       | ns   |
| Read pipeline clock minimum pulse width low                                 | T <sub>PLCLKMPWL</sub> | 1.8    |       | 1.8    |       | ns   |
| Read access time with pipeline register                                     | T <sub>CLK2Q</sub>     |        | 0.266 |        | 0.313 | ns   |
| Read access time without pipeline register                                  |                        |        | 1.677 |        | 1.973 | ns   |
| Read address setup time in synchronous mode                                 | T <sub>ADDRSU</sub>    | 0.301  |       | 0.354  |       | ns   |
| Read address setup time in asynchronous mode                                |                        | 1.856  |       | 2.184  |       | ns   |
| Read address hold time in synchronous mode                                  | T <sub>ADDRHD</sub>    | 0.091  |       | 0.107  |       | ns   |
| Read address hold time in asynchronous mode                                 |                        | -0.778 |       | -0.915 |       | ns   |
| Read enable setup time  | T <sub>RDENSU</sub>    | 0.278  |       | 0.327  |       | ns   |
| Read enable hold time   | T <sub>RDENHD</sub>    | 0.057  |       | 0.067  |       | ns   |
| Read block select setup time  | T <sub>BLKSU</sub>     | 1.839  |       | 2.163  |       | ns   |
| Read block select hold time   | T <sub>BLKHD</sub>     | -0.65  |       | -0.765 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>     |        | 2.036 |        | 2.396 | ns   |

The following table lists the µSRAM in  $256 \times 4$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 241 • µSRAM (RAM256x4) in  $256 \times 4$  Mode**

| <b>Parameter</b>  | <b>Symbol</b>   | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|---|-----------------|------------|------------|-------------|------------|-------------|
|   |                 | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Read clock period   | $T_{CY}$        | 4          | 4          |             |            | ns          |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8        | 1.8        |             |            | ns          |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8        | 1.8        |             |            | ns          |
| Read pipeline clock period  | $T_{PLCY}$      | 4          | 4          |             |            | ns          |
| Read pipeline clock minimum pulse width high  | $T_{PLCLKMPWH}$ | 1.8        | 1.8        |             |            | ns          |
| Read pipeline clock minimum pulse width low   | $T_{PLCLKMPWL}$ | 1.8        | 1.8        |             |            | ns          |
| Read access time with pipeline register   | $T_{CLK2Q}$     |            | 0.27       |             | 0.31       | ns          |
| Read access time without pipeline register  |                 |            | 1.75       |             | 2.06       | ns          |
| Read address setup time in synchronous mode   | $T_{ADDRSU}$    | 0.301      | 0.354      |             |            | ns          |
| Read address setup time in asynchronous mode  |                 | 1.931      | 2.272      |             |            | ns          |
| Read address hold time in synchronous mode  | $T_{ADDRHD}$    | 0.121      | 0.142      |             |            | ns          |
| Read address hold time in asynchronous mode   |                 | -0.65      | -0.76      |             |            | ns          |
| Read enable setup time  | $T_{RDENSU}$    | 0.278      | 0.327      |             |            | ns          |
| Read enable hold time   | $T_{RDENHD}$    | 0.057      | 0.067      |             |            | ns          |
| Read block select setup time  | $T_{BLKSU}$     | 1.839      | 2.163      |             |            | ns          |
| Read block select hold time   | $T_{BLKHD}$     | -0.65      | -0.77      |             |            | ns          |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |            | 2.09       |             | 2.46       | ns          |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.02      | -0.03      |             |            | ns          |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 | 0.046      | 0.054      |             |            | ns          |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507      | 0.597      |             |            | ns          |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 | 0.236      | 0.278      |             |            | ns          |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |            | 0.83       |             | 0.98       | ns          |
| Read synchronous reset setup time   | $T_{SRSTSU}$    | 0.271      | 0.319      |             |            | ns          |
| Read synchronous reset hold time  | $T_{SRSTHD}$    | 0.061      | 0.071      |             |            | ns          |
| Write clock period  | $T_{CCY}$       | 4          | 4          |             |            | ns          |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$  | 1.8        | 1.8        |             |            | ns          |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$  | 1.8        | 1.8        |             |            | ns          |
| Write block setup time  | $T_{BLKCSU}$    | 0.404      | 0.476      |             |            | ns          |
| Write block hold time   | $T_{BLKCHD}$    | 0.007      | 0.008      |             |            | ns          |
| Write input data setup time   | $T_{DINCSU}$    | 0.101      | 0.118      |             |            | ns          |
| Write input data hold time  | $T_{DINCHD}$    | 0.137      | 0.161      |             |            | ns          |
| Write address setup time  | $T_{ADDRCSU}$   | 0.088      | 0.104      |             |            | ns          |

**Table 245 • JTAG Programming (eNVM Only)**

| <b>M2S/M2GL<br/>Device</b> | <b>Image size Bytes</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|----------------------------|-------------------------|----------------|---------------|-------------|
| 005                        | 137536                  | 39             | 4             | Sec         |
| 010                        | 274816                  | 78             | 9             | Sec         |
| 025                        | 274816                  | 78             | 9             | Sec         |
| 050                        | 278528                  | 84             | 8             | Sec         |
| 060                        | 268480                  | 76             | 8             | Sec         |
| 090                        | 544496                  | 154            | 15            | Sec         |
| 150                        | 544496                  | 155            | 15            | Sec         |

**Table 246 • JTAG Programming (Fabric and eNVM)**

| <b>M2S/M2GL<br/>Device</b> | <b>Image size Bytes</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|----------------------------|-------------------------|----------------|---------------|-------------|
| 005                        | 439296                  | 59             | 11            | Sec         |
| 010                        | 842688                  | 107            | 20            | Sec         |
| 025                        | 1497408                 | 120            | 35            | Sec         |
| 050                        | 2695168                 | 162            | 59            | Sec         |
| 060                        | 2686464                 | 158            | 70            | Sec         |
| 090                        | 4190208                 | 266            | 147           | Sec         |
| 150                        | 6682768                 | 316            | 231           | Sec         |

**Table 247 • 2 Step IAP Programming (Fabric Only)**

| <b>M2S/M2GL<br/>Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|----------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                        | 302672                  | 4                   | 17             | 6             | Sec         |
| 010                        | 568784                  | 7                   | 23             | 12            | Sec         |
| 025                        | 1223504                 | 14                  | 33             | 23            | Sec         |
| 050                        | 2424832                 | 29                  | 52             | 40            | Sec         |
| 060                        | 2418896                 | 39                  | 61             | 50            | Sec         |
| 090                        | 3645968                 | 60                  | 84             | 73            | Sec         |
| 150                        | 6139184                 | 100                 | 132            | 120           | Sec         |

The following table lists the programming times in worst-case conditions when  $T_J = 100 \text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14 \text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 256 • JTAG Programming (Fabric Only)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 302672     | 44      | 10     | Sec  |
| 010             | 568784     | 50      | 18     | Sec  |
| 025             | 1223504    | 73      | 26     | Sec  |
| 050             | 2424832    | 88      | 54     | Sec  |
| 060             | 2418896    | 99      | 54     | Sec  |
| 090             | 3645968    | 135     | 126    | Sec  |
| 150             | 6139184    | 177     | 193    | Sec  |

**Table 257 • JTAG Programming (eNVM Only)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 137536     | 61      | 4      | Sec  |
| 010             | 274816     | 100     | 9      | Sec  |
| 025             | 274816     | 100     | 9      | Sec  |
| 050             | 2,78,528   | 106     | 8      | Sec  |
| 060             | 268480     | 98      | 8      | Sec  |
| 090             | 544496     | 176     | 15     | Sec  |
| 150             | 544496     | 177     | 15     | Sec  |

**Table 258 • JTAG Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 439296     | 71      | 11     | Sec  |
| 010             | 842688     | 129     | 20     | Sec  |
| 025             | 1497408    | 142     | 35     | Sec  |
| 050             | 2695168    | 184     | 59     | Sec  |
| 060             | 2686464    | 180     | 70     | Sec  |
| 090             | 4190208    | 288     | 147    | Sec  |
| 150             | 6682768    | 338     | 231    | Sec  |

1. The minimum output clock frequency is limited by the PLL. For more information, see *UG0449: SmartFusion2 and IGLOO2 Clocking Resources User Guide*.
2. The PLL is used in conjunction with the Clock Conditioning Circuitry. Performance is limited by the CCC output frequency.

The following table lists the CCC/PLL jitter specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 283 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications**

| <b>CCC Output Maximum Peak-to-Peak Period Jitter <math>F_{OUT\_CCC}</math></b> |  |  |  |          |             |
|--|--|--|--|----------|-------------|
| <b>Parameter</b>   | <b>Conditions/Package Combinations</b>       |  |  |          | <b>Unit</b> |
| <b>10 FG484, 050<br/>FG896/FG484/FCS325<br/>Packages<sup>1</sup></b>           | SSO = 0                                      | 0 < SSO <= 2                                 | SSO <= 4                                     | SSO <= 8 | SSO <= 16   |
| 20 MHz to 100 MHz  | Max(110, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) | Max(150, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) |  |          | ps          |
| 100 MHz to 400 MHz   | Max(120, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) | Max(150, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) | Max(170, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) |          | ps          |
| <b>025 FG484/FCS325<br/>Package<sup>1</sup></b>                                | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 74 MHz   | $\pm 1\% \times (1/F_{OUT\_CCC})$            |  |  |          | ps          |
| 74 MHz to 400 MHz  | 210  |  |  |          | ps          |
| <b>005 FG484 Package<sup>1</sup></b>   | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 53 MHz   | $\pm 1\% \times (1/F_{OUT\_CCC})$            |  |  |          | ps          |
| 53 MHz to 400 MHz  | 270  |  |  |          | ps          |
| <b>090 FG676 and FC325<br/>Package<sup>1</sup></b>                             | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$            |  |  |          | ps          |
| 100 MHz to 400 MHz   | 150  |  |  |          | ps          |
| <b>060 FG676 Package<sup>1</sup></b>   | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$            |  |  |          | ps          |
| 100 MHz to 400 MHz   | 150  |  |  |          |             |
| <b>150 FC1152 Package<sup>1</sup></b>  | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$            |  |  |          | ps          |
| 100 MHz to 400 MHz   | 120  |  |  |          | ps          |

1. SSO data is based on LVCMS 2.5 V MSIO and/or MSLOD bank I/Os.

### 2.3.22 JTAG

**Table 284 • JTAG 1532 for 005, 010, 025, and 050 Devices**

| <b>Parameter</b>            | <b>Symbol</b> | <b>005</b> |             | <b>010</b> |             | <b>025</b> |             | <b>050</b> |             | <b>Unit</b> |
|-----------------------------|---------------|------------|-------------|------------|-------------|------------|-------------|------------|-------------|-------------|
|                             |               | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> |             |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 7.47       | 8.79        | 7.73       | 9.09        | 7.75       | 9.12        | 7.89       | 9.28        | ns          |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 7.65       | 9           | 6.43       | 7.56        | 6.13       | 7.21        | 7.40       | 8.70        | ns          |
| Test data input setup time  | $T_{DISU}$    | -1.05      | -0.89       | -0.69      | -0.59       | -0.67      | -0.57       | -0.30      | -0.25       | ns          |
| Test data input hold time   | $T_{DIHD}$    | 2.38       | 2.8         | 2.38       | 2.8         | 2.42       | 2.85        | 2.09       | 2.45        | ns          |
| Test mode select setup time | $T_{TMSSU}$   | -0.73      | -0.62       | -1.03      | -1.21       | -1.1       | -0.94       | 0.28       | 0.33        | ns          |
| Test mode select hold time  | $T_{TMDHD}$   | 1.36       | 1.6         | 1.43       | 1.68        | 1.93       | 2.27        | 0.16       | 0.19        | ns          |
| ResetB removal time         | $T_{TRSTREM}$ | -0.77      | -0.65       | -1.08      | -0.92       | -1.33      | -1.13       | -0.45      | -0.38       | ns          |
| ResetB recovery time        | $T_{TRSTREC}$ | -0.76      | -0.65       | -1.07      | -0.91       | -1.34      | -1.14       | -0.45      | -0.38       | ns          |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25         | 21.25       | 25         | 21.25       | 25         | 21.25       | 25.00      | 21.25       | MHz         |

**Table 285 • JTAG 1532 for 060, 090, and 150 Devices**

| <b>Parameter</b>            | <b>Symbol</b> | <b>060</b> |             | <b>090</b> |             | <b>150</b> |             | <b>Unit</b> |
|-----------------------------|---------------|------------|-------------|------------|-------------|------------|-------------|-------------|
|                             |               | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> | <b>-1</b>  | <b>-Std</b> |             |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 8.38       | 9.86        | 8.96       | 10.54       | 8.66       | 10.19       | ns          |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 8.54       | 10.04       | 7.75       | 9.12        | 8.79       | 10.34       | ns          |
| Test data input setup time  | $T_{DISU}$    | -1.18      | -1          | -1.31      | -1.11       | -0.96      | -0.82       | ns          |
| Test data input hold time   | $T_{DIHD}$    | 2.52       | 2.97        | 2.68       | 3.15        | 2.57       | 3.02        | ns          |
| Test mode select setup time | $T_{TMSSU}$   | -0.97      | -0.83       | -1.02      | -0.87       | -0.53      | -0.45       | ns          |
| Test mode select hold time  | $T_{TMDHD}$   | 1.7        | 2           | 1.67       | 1.96        | 1.02       | 1.2         | ns          |
| ResetB removal time         | $T_{TRSTREM}$ | -1.21      | -1.03       | -0.76      | -0.65       | -1.03      | -0.88       | ns          |
| ResetB recovery time        | $T_{TRSTREC}$ | -1.21      | -1.03       | -0.77      | -0.65       | -1.03      | -0.88       | ns          |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25         | 21.25       | 25         | 21.25       | 25         | 21.25       | MHz         |

### 2.3.23 System Controller SPI Characteristics

The following table lists the system controller characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 286 • System Controller SPI Characteristics for All Devices**

| <b>Symbol</b>    | <b>Description</b>  | <b>Conditions</b>   | <b>Min</b> | <b>Typ</b> | <b>Unit</b> |
|------------------|---|---|------------|------------|-------------|
| sp1              | SC_SPI_SCK minimum period                                     |   | 20         |            | ns          |
| sp2              | SC_SPI_SCK minimum pulse width high                           |   | 10         |            | ns          |
| sp3              | SC_SPI_SCK minimum pulse width low                            |   | 10         |            | ns          |
| sp4 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO,<br>SC_SPI_SS rise time<br>(10%–90%) 1 | I/O configuration: LVTTL 3.3 V–<br>20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage,<br>25 °C |            | 1.239      | ns          |
| sp5 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO,<br>SC_SPI_SS fall time<br>(10%–90%) 1 | I/O configuration: LVTTL 3.3 V–<br>20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage,<br>25 °C |            | 1.245      | ns          |
| sp6              | Data from master (SC_SPI_SDO) setup time                      |   | 160        |            | ns          |
| sp7              | Data from master (SC_SPI_SDO) hold time                       |   | 160        |            | ns          |
| sp8              | SC_SPI_SDI setup time   |   | 20         |            | ns          |
| sp9              | SC_SPI_SDI hold time  |   | 20         |            | ns          |

- For specific Rise/Fall Times, board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>. Use the supported I/O Configurations for the System Controller SPI in the following table.

**Table 287 • Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)**

| <b>Voltage Supply</b> | <b>I/O Drive Configuration</b> | <b>Unit</b> |
|-----------------------|--------------------------------|-------------|
| 3.3 V                 | 20                             | mA          |
| 2.5 V                 | 16                             | mA          |
| 1.8 V                 | 12                             | mA          |
| 1.5 V                 | 8                              | mA          |
| 1.2 V                 | 4                              | mA          |

### 2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 308 • MMUART Characteristics**

| Parameter       | Description  | -1     | -Std  | Unit |
|-----------------|--|--------|-------|------|
| FMMUART_REF_CLK | Internally sourced MMUART reference clock frequency. | 166    | 142   | MHz  |
| BAUDMMUARTTx    | Maximum transmit baud rate                           | 10.375 | 8.875 | Mbps |
| BAUDMMUARTRx    | Maximum receive baud rate                            | 10.375 | 8.875 | Mbps |

### 2.3.35 IGLOO2 Specifications

#### 2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 309 • Maximum Frequency for HPMS Main Clock**

| Symbol   | Description                               | -1  | -Std | Unit |
|----------|---|-----|------|------|
| HPMS_CLK | Maximum frequency for the HPMS main clock | 166 | 142  | MHz  |

#### 2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_0\_CLK. For timing parameter definitions, see Figure 23, page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 310 • SPI Characteristics for All Devices**

| Symbol  | Description                                  | Min  | Typ | Max | Unit | Conditions |
|---------|--|------|-----|-----|------|------------|
| SPIFMAX | Maximum operating frequency of SPI interface |      |     | 20  | MHz  |            |
| sp1     | SPI_[0 1]_CLK minimum period                 |      |     |     |      |            |
|         | SPI_[0 1]_CLK = PCLK/2                       | 12   |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/4                       | 24.1 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/8                       | 48.2 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/16                      | 0.1  |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/32                      | 0.19 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/64                      | 0.39 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/128                     | 0.77 |     |     | μs   |            |