



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                              |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | 86184                                                                                                                                                               |
| Total RAM Bits                 | 2648064                                                                                                                                                             |
| Number of I/O                  | 267                                                                                                                                                                 |
| Number of Gates                | -                                                                                                                                                                   |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                      |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                  |
| Package / Case                 | 484-BGA                                                                                                                                                             |
| Supplier Device Package        | 484-FPBGA (23x23)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl090ts-fg484i">https://www.e-xfl.com/product-detail/microchip-technology/m2gl090ts-fg484i</a> |

# Tables

|          |                                                                                                                        |    |
|----------|------------------------------------------------------------------------------------------------------------------------|----|
| Table 1  | IGLOO2 and SmartFusion2 Design Security Densities                                                                      | 4  |
| Table 2  | IGLOO2 and SmartFusion2 Data Security Densities                                                                        | 4  |
| Table 3  | Absolute Maximum Ratings                                                                                               | 5  |
| Table 4  | Recommended Operating Conditions                                                                                       | 6  |
| Table 5  | FPGA Operating Limits                                                                                                  | 7  |
| Table 6  | Embedded Operating Flash Limits                                                                                        | 8  |
| Table 7  | Device Storage Temperature and Retention                                                                               | 8  |
| Table 8  | High Temperature Data Retention (HTR) Lifetime                                                                         | 8  |
| Table 9  | Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices                                                          | 10 |
| Table 10 | Quiescent Supply Current Characteristics                                                                               | 12 |
| Table 11 | SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2\text{ V}$ ) – Typical Process                         | 12 |
| Table 12 | Currents During Program Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process  | 13 |
| Table 13 | Currents During Verify Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process   | 13 |
| Table 14 | SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26\text{ V}$ ) – Worst-Case Process                     | 13 |
| Table 15 | Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays                                     | 14 |
| Table 16 | Inrush Currents at Power up, $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$ – Typical Process | 14 |
| Table 17 | Timing Model Parameters                                                                                                | 15 |
| Table 18 | Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions                               | 19 |
| Table 19 | Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions                         | 20 |
| Table 20 | Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions                               | 20 |
| Table 21 | Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions                               | 20 |
| Table 22 | Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions                         | 21 |
| Table 23 | Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions                               | 21 |
| Table 24 | Input Capacitance, Leakage Current, and Ramp Time                                                                      | 22 |
| Table 25 | I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank                                                              | 22 |
| Table 26 | I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank                                                               | 23 |
| Table 27 | I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank                                                              | 23 |
| Table 28 | Schmitt Trigger Input Hysteresis                                                                                       | 23 |
| Table 29 | LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)                           | 24 |
| Table 30 | LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)                                      | 24 |
| Table 31 | LVC MOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)                                       | 24 |
| Table 32 | LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)                                         | 24 |
| Table 33 | LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)                                       | 24 |
| Table 34 | LVTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                          | 25 |
| Table 35 | LVTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                         | 25 |
| Table 36 | LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)                                 | 25 |
| Table 37 | LVTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank                                         | 25 |
| Table 38 | LVC MOS 2.5 V DC Recommended DC Operating Conditions                                                                   | 26 |
| Table 39 | LVC MOS 2.5 V DC Input Voltage Specification                                                                           | 26 |
| Table 40 | LVC MOS 2.5 V DC Output Voltage Specification                                                                          | 26 |
| Table 41 | LVC MOS 2.5 V AC Minimum and Maximum Switching Speed                                                                   | 26 |
| Table 42 | LVC MOS 2.5 V AC Calibrated Impedance Option                                                                           | 26 |
| Table 43 | LVC MOS 2.5 V Receiver Characteristics (Input Buffers)                                                                 | 27 |
| Table 44 | LVC MOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)                                 | 27 |
| Table 45 | LVC MOS 2.5 V AC Test Parameter Specifications                                                                         | 27 |
| Table 46 | LVC MOS 2.5 V Transmitter Drive Strength Specifications                                                                | 27 |
| Table 47 | LVC MOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)                                  | 28 |
| Table 48 | LVC MOS 1.8 V DC Recommended Operating Conditions                                                                      | 29 |
| Table 49 | LVC MOS 1.8 V DC Input Voltage Specification                                                                           | 29 |
| Table 50 | LVC MOS 1.8 V DC Output Voltage Specification                                                                          | 29 |

1. For flash programming and retention maximum limits, see Table 5, page 7. For recommended operating conditions, see Table 4, page 6.

**Table 4 • Recommended Operating Conditions**

| Parameter                                                                                                             | Symbol                          | Min   | Typ | Max   | Unit | Conditions  |
|-----------------------------------------------------------------------------------------------------------------------|---------------------------------|-------|-----|-------|------|-------------|
| Operating junction temperature                                                                                        | $T_J$                           | 0     | 25  | 85    | °C   | Commercial  |
|                                                                                                                       |                                 | –40   | 25  | 100   | °C   | Industrial  |
| Programming junction temperatures <sup>1</sup>                                                                        | $T_J$                           | 0     | 25  | 85    | °C   | Commercial  |
|                                                                                                                       |                                 | –40   | 25  | 100   | °C   | Industrial  |
| DC core supply voltage.<br>Must always power this pin.                                                                | $V_{DD}$                        | 1.14  | 1.2 | 1.26  | V    |             |
| Power supply for charge pumps<br>(for normal operation and<br>programming) for the 005, 010,<br>025, 050, 060 devices | $V_{PP}$                        | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Power supply for charge pumps (for<br>normal operation and programming)<br>for the 090 and 150 devices                | $V_{PP}$                        | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | MSS_MDDR_PLL_VDDA               | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | HPMS_MDDR_PLL_VDDA              | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for FDDR PLL                                                                                         | FDDR_PLL_VDDA                   | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | PLL0_PLL1_MSS_MDDR_V<br>DDA     | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL                                                                                         | PLL0_PLL1_HPMS_MDDR_<br>VDDA    | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for PLL0 to PLL5                                                                                     | CCC_XX[01]_PLL_VDDA             | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| High supply voltage for PLL<br>SerDes[01]                                                                             | SERDES_[01]_PLL_VDDA            | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|                                                                                                                       |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power for SerDes[01] PLL<br>Lane 0 to Lane 3. This is a 2.5 V<br>SerDes internal PLL supply.                   | SERDES_[01]_L[0123]_VD<br>DAPLL | 2.375 | 2.5 | 2.625 | V    |             |
| TX/RX analog I/O voltage. Low<br>voltage power for the lanes of<br>SerDesIF0. This is a 1.2 V SerDes<br>PMA supply.   | SERDES_[01]_L[0123]_VD<br>DAIO  | 1.14  | 1.2 | 1.26  | V    |             |
| PCIe/PCS power supply                                                                                                 | SERDES_[01]_VDD                 | 1.14  | 1.2 | 1.26  | V    |             |
| 1.2 V DC supply voltage                                                                                               | $V_{DDIx}$                      | 1.14  | 1.2 | 1.26  | V    |             |
| 1.5 V DC supply voltage                                                                                               | $V_{DDIx}$                      | 1.425 | 1.5 | 1.575 | V    |             |
| 1.8 V DC supply voltage                                                                                               | $V_{DDIx}$                      | 1.71  | 1.8 | 1.89  | V    |             |
| 2.5 V DC supply voltage                                                                                               | $V_{DDIx}$                      | 2.375 | 2.5 | 2.625 | V    |             |

**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices (continued)**

|        | Still Air     | 1.0 m/s | 2.5 m/s |               |               |      |
|--------|---------------|---------|---------|---------------|---------------|------|
| Device | $\theta_{JA}$ |         |         | $\theta_{JB}$ | $\theta_{JC}$ | Unit |
| 150    |               |         |         |               |               |      |
| FC1152 | 9.08          | 6.81    | 5.87    | 2.56          | 0.38          | °C/W |
| FCS536 | 15.01         | 12.06   | 10.76   | 3.69          | 1.55          | °C/W |
| FCV484 | 16.21         | 13.11   | 11.84   | 6.73          | 0.10          | °C/W |

**2.3.1.2.1 Theta-JA**

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in the actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package with another.

The maximum power dissipation allowed is calculated using EQ4.

$$\text{Maximum power allowed} = \frac{T_{J(\text{MAX})} - T_{A(\text{MAX})}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100 °C. EQ5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050T-FG896 package at commercial temperature and in still air, where:

$$\theta_{JA} = 14.7 \text{ °C/W (taken from Table 9, page 10).}$$

$$T_A = 85 \text{ °C}$$

$$\text{Maximum power allowed} = \frac{100 \text{ °C} - 85 \text{ °C}}{14.7 \text{ °C/W}} = 1.088 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink may be attached to the top of the case, or the airflow inside the system must be increased.

**2.3.1.2.2 Theta-JB**

Junction-to-board thermal resistance ( $\theta_{JB}$ ) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from the junction to the board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

**2.3.1.2.3 Theta-JC**

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable to packages used with external heat sinks. Constant temperature is applied to the surface, which acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

**2.3.1.3 ESD Performance**

See RT0001: Microsemi Corporation - SoC Products Reliability Report for information about ESD.

## 2.3.4 Timing Model

This section describes timing model and timing parameters.

**Figure 2 • Timing Model**

The following table lists the timing model parameters in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 17 • Timing Model Parameters**

| Index | Symbol      | Description                                 | –1    | Unit | For More Information   |
|-------|-------------|---------------------------------------------|-------|------|------------------------|
| A     | $T_{PY}$    | Propagation delay of DDR3 receiver          | 1.605 | ns   | See Table 137, page 50 |
| B     | $T_{ICLKQ}$ | Clock-to-Q of the input data register       | 0.16  | ns   | See Table 221, page 71 |
|       | $T_{ISUD}$  | Setup time of the input data register       | 0.357 | ns   | See Table 221, page 71 |
| C     | $T_{RCKH}$  | Input high delay for global clock           | 1.53  | ns   | See Table 227, page 78 |
|       | $T_{RCKL}$  | Input low delay for global clock            | 0.897 | ns   | See Table 227, page 78 |
| D     | $T_{PY}$    | Input propagation delay of LVDS receiver    | 2.774 | ns   | See Table 167, page 56 |
| E     | $T_{DP}$    | Propagation delay of a three-input AND gate | 0.198 | ns   | See Table 223, page 76 |

**Table 19 • Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions**

| I/O        | MSIO | MSIOD | DDRIO | Unit |
|------------|------|-------|-------|------|
| LPDDR      |      |       | 400   | Mbps |
| HSTL1.5 V  |      |       | 400   | Mbps |
| SSTL 2.5 V | 510  | 700   | 400   | Mbps |
| SSTL 1.8 V |      |       | 667   | Mbps |
| SSTL 1.5 V |      |       | 667   | Mbps |

**Table 20 • Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions**

| I/O                 | MSIO | MSIOD | Unit |
|---------------------|------|-------|------|
| LVPECL (input only) | 900  |       | Mbps |
| LVDS 3.3 V          | 535  |       | Mbps |
| LVDS 2.5 V          | 535  | 700   | Mbps |
| RSDS                | 520  | 700   | Mbps |
| BLVDS               | 500  |       | Mbps |
| MLVDS               | 500  |       | Mbps |
| Mini-LVDS           | 520  | 700   | Mbps |

**Table 21 • Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions**

| I/O                       | MSIO  | MSIOD | DDRIO | Unit |
|---------------------------|-------|-------|-------|------|
| PCI 3.3 V                 | 315   |       |       | MHz  |
| LVTTL 3.3 V               | 300   |       |       | MHz  |
| LVC MOS 3.3 V             | 300   |       |       | MHz  |
| LVC MOS 2.5 V             | 205   | 210   | 200   | MHz  |
| LVC MOS 1.8 V             | 147.5 | 200   | 200   | MHz  |
| LVC MOS 1.5 V             | 80    | 110   | 118   | MHz  |
| LVC MOS 1.2 V             | 60    | 80    | 100   | MHz  |
| LPDDR– LVC MOS 1.8 V mode |       |       | 200   | MHz  |

**Table 34 • LVTTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)**

| Parameter                                                                        | Symbol     | Typ | Unit     |
|----------------------------------------------------------------------------------|------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$ | 1.4 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 35 • LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank**

| Output Drive Selection | $V_{OH}$<br>(V) | $V_{OL}$<br>(V) | IOH (at $V_{OH}$ )<br>mA | IOL (at $V_{OL}$ )<br>mA |
|------------------------|-----------------|-----------------|--------------------------|--------------------------|
| 2 mA                   | $V_{DDI} - 0.4$ | 0.4             | 2                        | 2                        |
| 4 mA                   | $V_{DDI} - 0.4$ | 0.4             | 4                        | 4                        |
| 8 mA                   | $V_{DDI} - 0.4$ | 0.4             | 8                        | 8                        |
| 12 mA                  | $V_{DDI} - 0.4$ | 0.4             | 12                       | 12                       |
| 16 mA                  | $V_{DDI} - 0.4$ | 0.4             | 16                       | 16                       |
| 20 mA                  | $V_{DDI} - 0.4$ | 0.4             | 20                       | 20                       |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

#### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 3.0\text{ V}$

**Table 36 • LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.262    | 2.663 | 2.289     | 2.695 | ns   |

**Table 37 • LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.192    | 3.755 | 3.47     | 4.083 | 2.969    | 3.494 | 1.856      | 2.183 | 3.337      | 3.926 | ns   |
| 4 mA                   | Slow         | 2.331    | 2.742 | 2.673    | 3.145 | 2.526    | 2.973 | 3.034      | 3.569 | 4.451      | 5.236 | ns   |
| 8 mA                   | Slow         | 2.135    | 2.511 | 2.33     | 2.741 | 2.297    | 2.703 | 4.532      | 5.331 | 4.825      | 5.676 | ns   |
| 12 mA                  | Slow         | 2.052    | 2.414 | 2.107    | 2.479 | 2.162    | 2.544 | 5.75       | 6.764 | 5.445      | 6.406 | ns   |
| 16 mA                  | Slow         | 2.062    | 2.425 | 2.072    | 2.438 | 2.145    | 2.525 | 5.993      | 7.05  | 5.625      | 6.618 | ns   |
| 20 mA                  | Slow         | 2.148    | 2.527 | 1.999    | 2.353 | 2.088    | 2.458 | 6.262      | 7.367 | 5.876      | 6.913 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 67 • LVCMOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.051    | 2.413 | 2.086     | 2.455 | ns   |

**Table 68 • LVCMOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 3.311    | 3.896 | 3.285     | 3.865 | ns   |
| 50                          | 3.654    | 4.299 | 3.623     | 4.263 | ns   |
| 75                          | 3.533    | 4.156 | 3.501     | 4.119 | ns   |
| 150                         | 3.415    | 4.018 | 3.388     | 3.986 | ns   |

**Table 69 • LVCMOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------|----------|-------|-----------|-------|------|
|                             | -1       | -Std  | -1        | -Std  |      |
| None                        | 2.959    | 3.481 | 2.93      | 3.447 | ns   |
| 50                          | 3.298    | 3.88  | 3.268     | 3.845 | ns   |
| 75                          | 3.162    | 3.719 | 3.128     | 3.68  | ns   |
| 150                         | 3.053    | 3.592 | 3.021     | 3.554 | ns   |

**Table 70 • LVCMOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output<br>Drive<br>Selection | Slew<br>Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------------|-----------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                              |                 | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                         | Slow            | 5.122    | 6.026 | 4.31     | 5.07  | 5.145    | 6.052 | 5.258      | 6.186 | 4.672      | 5.496 | ns   |
|                              | Medium          | 4.58     | 5.389 | 3.86     | 4.54  | 4.6      | 5.411 | 4.977      | 5.855 | 4.357      | 5.126 | ns   |
|                              | Medium<br>fast  | 4.323    | 5.086 | 3.629    | 4.269 | 4.341    | 5.107 | 4.804      | 5.652 | 4.228      | 4.974 | ns   |
|                              | Fast            | 4.296    | 5.054 | 3.609    | 4.245 | 4.314    | 5.075 | 4.791      | 5.636 | 4.219      | 4.963 | ns   |
| 4 mA                         | Slow            | 4.449    | 5.235 | 3.707    | 4.361 | 4.443    | 5.227 | 6.058      | 7.127 | 5.458      | 6.421 | ns   |
|                              | Medium          | 3.961    | 4.66  | 3.264    | 3.839 | 3.954    | 4.651 | 5.778      | 6.797 | 5.116      | 6.018 | ns   |
|                              | Medium<br>fast  | 3.729    | 4.387 | 3.043    | 3.579 | 3.72     | 4.376 | 5.63       | 6.624 | 4.981      | 5.86  | ns   |
|                              | Fast            | 3.704    | 4.358 | 3.027    | 3.56  | 3.695    | 4.347 | 5.624      | 6.617 | 4.973      | 5.851 | ns   |

**Table 136 • SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter                                                                        | Symbol      | Typ  | Unit     |
|----------------------------------------------------------------------------------|-------------|------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5    | pF       |
| Reference resistance for data test path for SSTL15 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50   | $\Omega$ |
| Reference resistance for data test path for SSTL15 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5    | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$

**Table 137 • DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only**

|                          |      | $T_{PY}$ |       | Unit |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  |      |
| Pseudo differential      | None | 1.605    | 1.888 | ns   |
|                          | 20   | 1.616    | 1.901 | ns   |
|                          | 30   | 1.613    | 1.897 | ns   |
|                          | 40   | 1.611    | 1.895 | ns   |
|                          | 60   | 1.609    | 1.893 | ns   |
|                          | 120  | 1.607    | 1.89  | ns   |
| True differential        | None | 1.623    | 1.91  | ns   |
|                          | 20   | 1.637    | 1.926 | ns   |
|                          | 30   | 1.63     | 1.918 | ns   |
|                          | 40   | 1.626    | 1.914 | ns   |
|                          | 60   | 1.622    | 1.91  | ns   |
|                          | 120  | 1.619    | 1.905 | ns   |

**Table 138 • DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers)**

|                                                        | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------------------------------------------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|                                                        | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1              | -Std  |      |
| DDR3 Reduced Drive/SSTL15 Class I (for DDRIO I/O Bank) |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                                           | 2.533           | 2.98  | 2.522           | 2.967 | 2.523           | 2.968 | 2.427           | 2.855 | 2.428           | 2.856 | ns   |
| Differential                                           | 2.555           | 3.005 | 3.073           | 3.615 | 3.073           | 3.615 | 2.416           | 2.843 | 2.416           | 2.843 | ns   |
| DDR3 Full Drive/SSTL15 Class II (for DDRIO I/O Bank)   |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                                           | 2.53            | 2.977 | 2.514           | 2.958 | 2.516           | 2.96  | 2.422           | 2.849 | 2.425           | 2.852 | ns   |
| Differential                                           | 2.552           | 3.002 | 2.591           | 3.048 | 2.59            | 3.047 | 2.882           | 3.391 | 2.881           | 3.39  | ns   |

### 2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 139 • LPDDR DC Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   |
|-------------------------|-----------|-------|-------|-------|
| Supply voltage          | $V_{DDI}$ | 1.71  | 1.8   | 1.89  |
| Termination voltage     | $V_{TT}$  | 0.838 | 0.900 | 0.964 |
| Input reference voltage | $V_{REF}$ | 0.838 | 0.900 | 0.964 |

**Table 140 • LPDDR DC Input Voltage Specification**

| Parameter                       | Symbol        | Min                  | Max                  |
|---------------------------------|---------------|----------------------|----------------------|
| DC input logic high             | $V_{IH}$ (DC) | $0.7 \times V_{DDI}$ | 1.89                 |
| DC input logic low              | $V_{IL}$ (DC) | -0.3                 | $0.3 \times V_{DDI}$ |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                      |                      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                      |                      |

1. See Table 24, page 22.

**Table 141 • LPDDR DC Output Voltage Specification Reduced Drive**

| Parameter                        | Symbol               | Min                  | Max                  |
|----------------------------------|----------------------|----------------------|----------------------|
| DC output logic high             | $V_{OH}$             | $0.9 \times V_{DDI}$ |                      |
| DC output logic low              | $V_{OL}$             |                      | $0.1 \times V_{DDI}$ |
| Output minimum source DC current | $I_{OH}$ at $V_{OH}$ | 0.1                  |                      |
| Output minimum sink current      | $I_{OL}$ at $V_{OL}$ | -0.1                 |                      |

**Table 142 • LPDDR DC Output Voltage Specification Full Drive<sup>1</sup>**

| Parameter                        | Symbol               | Min                  | Max                  |
|----------------------------------|----------------------|----------------------|----------------------|
| DC output logic high             | $V_{OH}$             | $0.9 \times V_{DDI}$ |                      |
| DC output logic low              | $V_{OL}$             |                      | $0.1 \times V_{DDI}$ |
| Output minimum source DC current | $I_{OH}$ at $V_{OH}$ | 0.1                  |                      |
| Output minimum sink current      | $I_{OL}$ at $V_{OL}$ | -0.1                 |                      |

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

**Table 143 • LPDDR DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min                  |
|-------------------------------|---------------|----------------------|
| DC input differential voltage | $V_{ID}$ (DC) | $0.4 \times V_{DDI}$ |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 210 • RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.855    | 3.359 | ns   |
| 100                      | 2.85     | 3.353 | ns   |

**Table 211 • RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.602    | 3.061 | ns   |
| 100                      | 2.597    | 3.055 | ns   |

**Table 212 • RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |      | Unit |
|----------|-------|----------|-------|----------|-------|----------|-------|----------|------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std |      |
| 2.097    | 2.467 | 2.303    | 2.709 | 2.291    | 2.695 | 1.961    | 2.307 | 1.947    | 2.29 | ns   |

**Table 213 • RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

|                  | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|------------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|                  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| No pre-emphasis  | 1.614    | 1.899 | 1.559    | 1.834 | 1.55     | 1.823 | 1.59     | 1.87  | 1.575    | 1.852 | ns   |
| Min pre-emphasis | 1.604    | 1.887 | 1.742    | 2.05  | 1.728    | 2.032 | 1.889    | 2.222 | 1.858    | 2.185 | ns   |
| Med pre-emphasis | 1.521    | 1.79  | 1.753    | 2.062 | 1.737    | 2.043 | 1.9      | 2.235 | 1.868    | 2.197 | ns   |
| Max pre-emphasis | 1.492    | 1.754 | 1.762    | 2.073 | 1.745    | 2.052 | 1.91     | 2.247 | 1.876    | 2.206 | ns   |

**2.3.7.6 LVPECL**

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

**Minimum and Maximum Input and Output Levels (Applicable to MSIO I/O Bank Only)**

**Table 214 • LVPECL Recommended DC Operating Conditions**


| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

### 2.3.9 DDR Module Specification

This section describes input and output DDR module and timing specifications.


#### 2.3.9.1 Input DDR Module

Figure 10 • Input DDR Module



### 2.3.9.2 Input DDR Timing Diagram

**Figure 11 • Input DDR Timing Diagram**



### 2.3.9.3 Timing Characteristics

The following table lists the input DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 221 • Input DDR Propagation Delays**

| Symbol                 | Description                                   | Measuring Nodes<br>(from, to) | –1    | –Std  | Unit |
|------------------------|-----------------------------------------------|-------------------------------|-------|-------|------|
| T <sub>DDRICKQ1</sub>  | Clock-to-Out Out_QR for input DDR             | B, C                          | 0.16  | 0.188 | ns   |
| T <sub>DDRICKQ2</sub>  | Clock-to-Out Out_QF for input DDR             | B, D                          | 0.166 | 0.195 | ns   |
| T <sub>DDRISUD</sub>   | Data setup for input DDR                      | A, B                          | 0.357 | 0.421 | ns   |
| T <sub>DDRIHD</sub>    | Data hold for input DDR                       | A, B                          | 0     | 0     | ns   |
| T <sub>DDRISUE</sub>   | Enable setup for input DDR                    | E, B                          | 0.46  | 0.542 | ns   |
| T <sub>DDRIHE</sub>    | Enable hold for input DDR                     | E, B                          | 0     | 0     | ns   |
| T <sub>DDRISUSLN</sub> | Synchronous load setup for input DDR          | G, B                          | 0.46  | 0.542 | ns   |
| T <sub>DDRIHSLN</sub>  | Synchronous load hold for input DDR           | G, B                          | 0     | 0     | ns   |
| T <sub>DDRIAL2Q1</sub> | Asynchronous load-to-out QR for input DDR     | F, C                          | 0.587 | 0.69  | ns   |
| T <sub>DDRIAL2Q2</sub> | Asynchronous load-to-out QF for input DDR     | F, D                          | 0.541 | 0.636 | ns   |
| T <sub>DDRIREMA</sub>  | Asynchronous load removal time for input DDR  | F, B                          | 0     | 0     | ns   |
| T <sub>DDRIRECA</sub>  | Asynchronous load recovery time for input DDR | F, B                          | 0.074 | 0.087 | ns   |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 8K × 2 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 234 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2**

| Parameter                                                              | Symbol          | –1     |       | –Std   |       | Unit |
|------------------------------------------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                                                        |                 | Min    | Max   | Min    | Max   |      |
| Clock period                                                           | $T_{CY}$        | 2.5    |       | 2.941  |       | ns   |
| Clock minimum pulse width high                                         | $T_{CLKMPWH}$   | 1.125  |       | 1.323  |       | ns   |
| Clock minimum pulse width low                                          | $T_{CLKMPWL}$   | 1.125  |       | 1.323  |       | ns   |
| Pipelined clock period                                                 | $T_{PLCY}$      | 2.5    |       | 2.941  |       | ns   |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125  |       | 1.323  |       | ns   |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125  |       | 1.323  |       | ns   |
| Read access time with pipeline register                                |                 |        | 0.32  |        | 0.377 | ns   |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |        | 2.272 |        | 2.673 | ns   |
| Access time with feed-through write timing                             |                 |        | 1.511 |        | 1.778 | ns   |
| Address setup time                                                     | $T_{ADDRSU}$    | 0.612  |       | 0.72   |       | ns   |
| Address hold time                                                      | $T_{ADDRHD}$    | 0.274  |       | 0.322  |       | ns   |
| Data setup time                                                        | $T_{DSU}$       | 0.33   |       | 0.388  |       | ns   |
| Data hold time                                                         | $T_{DHD}$       | 0.082  |       | 0.096  |       | ns   |
| Block select setup time                                                | $T_{BLKSU}$     | 0.207  |       | 0.244  |       | ns   |
| Block select hold time                                                 | $T_{BLKHD}$     | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |        | 1.511 |        | 1.778 | ns   |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time                                                 | $T_{RDESU}$     | 0.529  |       | 0.622  |       | ns   |
| Read enable hold time                                                  | $T_{RDEHD}$     | 0.071  |       | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |        | 1.528 |        | 1.797 | ns   |
| Asynchronous reset removal time                                        | $T_{RSTREM}$    | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time                                           | $T_{SRSTSU}$    | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time                                            | $T_{SRSTHD}$    | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time                                                | $T_{WESU}$      | 0.488  |       | 0.574  |       | ns   |
| Write enable hold time                                                 | $T_{WEHD}$      | 0.048  |       | 0.057  |       | ns   |
| Maximum frequency                                                      | $F_{MAX}$       |        | 400   |        | 340   | MHz  |

**Table 239 •  $\mu$ SRAM (RAM128x9) in 128 × 9 Mode (continued)**

| Parameter                                                                             | Symbol         | -1     |       | -Std   |       | Unit |
|---------------------------------------------------------------------------------------|----------------|--------|-------|--------|-------|------|
|                                                                                       |                | Min    | Max   | Min    | Max   |      |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$   | -0.023 |       | -0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period                                                                    | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time                                                              | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time                                                               | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time                                                               | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time                                                                | $T_{WECHD}$    | -0.026 |       | -0.03  |       | ns   |
| Maximum frequency                                                                     | $F_{MAX}$      |        | 250   |        | 250   | MHz  |

The following table lists the  $\mu$ SRAM in 128 × 8 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 × 8 Mode**

| Parameter                                    | Symbol          | -1    |       | -Std  |       | Unit |
|----------------------------------------------|-----------------|-------|-------|-------|-------|------|
|                                              |                 | Min   | Max   | Min   | Max   |      |
| Read clock period                            | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high          | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low           | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period                   | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low  | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register      | $T_{CLK2Q}$     |       | 0.266 |       | 0.313 | ns   |
| Read access time without pipeline register   |                 |       | 1.677 |       | 1.973 | ns   |
| Read address setup time in synchronous mode  | $T_{ADDRSU}$    | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode |                 | 1.856 |       | 2.184 |       | ns   |

**Table 242 •  $\mu$ SRAM (RAM512x2) in 512 × 2 Mode (continued)**

| Parameter                            | Symbol         | –1    |     | –Std  |     | Unit |
|--------------------------------------|----------------|-------|-----|-------|-----|------|
|                                      |                | Min   | Max | Min   | Max |      |
| Write clock period                   | $T_{CCY}$      | 4     |     | 4     |     | ns   |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8   |     | 1.8   |     | ns   |
| Write clock minimum pulse width low  | $T_{CCLKMPWL}$ | 1.8   |     | 1.8   |     | ns   |
| Write block setup time               | $T_{BLKCSU}$   | 0.404 |     | 0.476 |     | ns   |
| Write block hold time                | $T_{BLKCHD}$   | 0.007 |     | 0.008 |     | ns   |
| Write input data setup time          | $T_{DINCSU}$   | 0.101 |     | 0.118 |     | ns   |
| Write input data hold time           | $T_{DINCHD}$   | 0.137 |     | 0.161 |     | ns   |
| Write address setup time             | $T_{ADDRCSU}$  | 0.088 |     | 0.104 |     | ns   |
| Write address hold time              | $T_{ADDRCHD}$  | 0.247 |     | 0.29  |     | ns   |
| Write enable setup time              | $T_{WECSU}$    | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time               | $T_{WECHD}$    | –0.03 |     | –0.03 |     | ns   |
| Maximum frequency                    | $F_{MAX}$      |       | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 1024 × 1 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024 × 1 Mode**

| Parameter                                                                   | Symbol          | –1    |      | –Std  |      | Unit |
|-----------------------------------------------------------------------------|-----------------|-------|------|-------|------|------|
|                                                                             |                 | Min   | Max  | Min   | Max  |      |
| Read clock period                                                           | $T_{CY}$        | 4     |      | 4     |      | ns   |
| Read clock minimum pulse width high                                         | $T_{CLKMPWH}$   | 1.8   |      | 1.8   |      | ns   |
| Read clock minimum pulse width low                                          | $T_{CLKMPWL}$   | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock period                                                  | $T_{PLCY}$      | 4     |      | 4     |      | ns   |
| Read pipeline clock minimum pulse width high                                | $T_{PLCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock minimum pulse width low                                 | $T_{PLCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Read access time with pipeline register                                     | $T_{CLK2Q}$     |       | 0.27 |       | 0.31 | ns   |
| Read access time without pipeline register                                  |                 |       | 1.78 |       | 2.1  | ns   |
| Read address setup time in synchronous mode                                 | $T_{ADDRSU}$    | 0.301 |      | 0.354 |      | ns   |
| Read address setup time in asynchronous mode                                |                 | 1.978 |      | 2.327 |      | ns   |
| Read address hold time in synchronous mode                                  | $T_{ADDRHD}$    | 0.137 |      | 0.161 |      | ns   |
| Read address hold time in asynchronous mode                                 |                 | –0.6  |      | –0.71 |      | ns   |
| Read enable setup time                                                      | $T_{RDENSU}$    | 0.278 |      | 0.327 |      | ns   |
| Read enable hold time                                                       | $T_{RDENHD}$    | 0.057 |      | 0.067 |      | ns   |
| Read block select setup time                                                | $T_{BLKSU}$     | 1.839 |      | 2.163 |      | ns   |
| Read block select hold time                                                 | $T_{BLKHD}$     | –0.65 |      | –0.77 |      | ns   |
| Read block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |       | 2.16 |       | 2.54 | ns   |
| Read asynchronous reset removal time (pipelined clock)                      | $T_{RSTREM}$    | –0.02 |      | –0.03 |      | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                  |                 | 0.046 |      | 0.054 |      | ns   |

**Table 248 • 2 Step IAP Programming (eNVM Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 137536           | 2            | 37      | 5      | Sec  |
| 010             | 274816           | 4            | 76      | 11     | Sec  |
| 025             | 274816           | 4            | 78      | 10     | Sec  |
| 050             | 278528           | 3            | 85      | 9      | Sec  |
| 060             | 268480           | 5            | 76      | 22     | Sec  |
| 090             | 544496           | 10           | 152     | 43     | Sec  |
| 150             | 544496           | 10           | 153     | 44     | Sec  |

**Table 249 • 2 Step IAP Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 439296           | 6            | 56      | 11     | Sec  |
| 010             | 842688           | 11           | 100     | 21     | Sec  |
| 025             | 1497408          | 19           | 113     | 32     | Sec  |
| 050             | 2695168          | 32           | 136     | 48     | Sec  |
| 060             | 2686464          | 43           | 137     | 70     | Sec  |
| 090             | 4190208          | 68           | 236     | 115    | Sec  |
| 150             | 6682768          | 109          | 286     | 162    | Sec  |

**Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 302672           | 6            | 19      | 8      | Sec  |
| 010             | 568784           | 10           | 26      | 14     | Sec  |
| 025             | 1223504          | 21           | 39      | 29     | Sec  |
| 050             | 2424832          | 39           | 60      | 50     | Sec  |
| 060             | 2418896          | 44           | 65      | 54     | Sec  |
| 090             | 3645968          | 66           | 90      | 79     | Sec  |
| 150             | 6139184          | 108          | 140     | 128    | Sec  |

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 137536           | 3            | 42      | 4      | Sec  |
| 010             | 274816           | 4            | 82      | 7      | Sec  |
| 025             | 274816           | 4            | 82      | 8      | Sec  |
| 050             | 278528           | 4            | 80      | 8      | Sec  |
| 060             | 268480           | 6            | 80      | 8      | Sec  |
| 090             | 544496           | 10           | 157     | 15     | Sec  |

**Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) (continued)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 150             | 544496           | 10           | 158     | 15     | Sec  |

**Table 252 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005             | 439296           | 9            | 61      | 11     | Sec  |
| 010             | 842688           | 15           | 107     | 21     | Sec  |
| 025             | 1497408          | 26           | 121     | 35     | Sec  |
| 050             | 2695168          | 43           | 141     | 55     | Sec  |
| 060             | 2686464          | 48           | 143     | 60     | Sec  |
| 090             | 4190208          | 75           | 244     | 91     | Sec  |
| 150             | 6682768          | 117          | 296     | 141    | Sec  |

**Table 253 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)**

| M2S/M2GL Device | Auto Programming | Auto Update   | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz             |      |
| 005             | 47               | 27            | 28                   | Sec  |
| 010             | 77               | 35            | 35                   | Sec  |
| 025             | 150              | 42            | 41                   | Sec  |
| 050             | 33 <sup>1</sup>  | Not Supported | Not Supported        | Sec  |
| 060             | 291              | 83            | 82                   | Sec  |
| 090             | 427              | 109           | 108                  | Sec  |
| 150             | 708              | 157           | 160                  | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)**

| M2S/M2GL Device | Auto Programming | Auto Update   | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
|                 | 100 kHz          | 25 MHz        | 12.5 MHz             |      |
| 005             | 41               | 48            | 49                   | Sec  |
| 010             | 86               | 87            | 87                   | Sec  |
| 025             | 87               | 85            | 86                   | Sec  |
| 050             | 85               | Not Supported | Not Supported        | Sec  |
| 060             | 78               | 86            | 86                   | Sec  |
| 090             | 154              | 162           | 162                  | Sec  |

**Table 262 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 302672                  | 6                   | 41             | 8             | Sec         |
| 010                    | 568784                  | 10                  | 48             | 14            | Sec         |
| 025                    | 1223504                 | 21                  | 61             | 29            | Sec         |
| 050                    | 2424832                 | 39                  | 82             | 50            | Sec         |
| 060                    | 2418896                 | 44                  | 87             | 54            | Sec         |
| 090                    | 3645968                 | 66                  | 112            | 79            | Sec         |
| 150                    | 6139184                 | 108                 | 162            | 128           | Sec         |

**Table 263 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 137536                  | 3                   | 64             | 4             | Sec         |
| 010                    | 274816                  | 4                   | 104            | 7             | Sec         |
| 025                    | 274816                  | 4                   | 104            | 8             | Sec         |
| 050                    | 2,78,528                | 4                   | 102            | 8             | Sec         |
| 060                    | 268480                  | 6                   | 102            | 8             | Sec         |
| 090                    | 544496                  | 10                  | 179            | 15            | Sec         |
| 150                    | 544496                  | 10                  | 180            | 15            | Sec         |

**Table 264 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 439296                  | 9                   | 83             | 11            | Sec         |
| 010                    | 842688                  | 15                  | 129            | 21            | Sec         |
| 025                    | 1497408                 | 26                  | 143            | 35            | Sec         |
| 050                    | 2695168                 | 43                  | 163            | 55            | Sec         |
| 060                    | 2686464                 | 48                  | 165            | 60            | Sec         |
| 090                    | 4190208                 | 75                  | 266            | 91            | Sec         |
| 150                    | 6682768                 | 117                 | 318            | 141           | Sec         |

The following table lists the system controller characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 286 • System Controller SPI Characteristics for All Devices**

| Symbol           | Description                                             | Conditions                                                                                            | Min | Typ   | Unit |
|------------------|---------------------------------------------------------|-------------------------------------------------------------------------------------------------------|-----|-------|------|
| sp1              | SC_SPI_SCK minimum period                               |                                                                                                       | 20  |       | ns   |
| sp2              | SC_SPI_SCK minimum pulse width high                     |                                                                                                       | 10  |       | ns   |
| sp3              | SC_SPI_SCK minimum pulse width low                      |                                                                                                       | 10  |       | ns   |
| sp4 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS rise time (10%–90%) 1 | I/O configuration: LVTTTL 3.3 V–20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage, 25 °C |     | 1.239 | ns   |
| sp5 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS fall time (10%–90%) 1 | I/O configuration: LVTTTL 3.3 V–20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage, 25 °C |     | 1.245 | ns   |
| sp6              | Data from master (SC_SPI_SDO) setup time                |                                                                                                       | 160 |       | ns   |
| sp7              | Data from master (SC_SPI_SDO) hold time                 |                                                                                                       | 160 |       | ns   |
| sp8              | SC_SPI_SDI setup time                                   |                                                                                                       | 20  |       | ns   |
| sp9              | SC_SPI_SDI hold time                                    |                                                                                                       | 20  |       | ns   |

1. For specific Rise/Fall Times, board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>. Use the supported I/O Configurations for the System Controller SPI in the following table.

**Table 287 • Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)**

| Voltage Supply | I/O Drive Configuration | Unit |
|----------------|-------------------------|------|
| 3.3 V          | 20                      | mA   |
| 2.5 V          | 16                      | mA   |
| 1.8 V          | 12                      | mA   |
| 1.5 V          | 8                       | mA   |
| 1.2 V          | 4                       | mA   |

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

| Parameter                                        | Symbol    | Entry/Exit Timing<br>FCLK = 100MHz     |     | Entry/Exit<br>Timing<br>FCLK = 3 MHz |  | Unit          | Conditions                                                                          |
|--------------------------------------------------|-----------|----------------------------------------|-----|--------------------------------------|--|---------------|-------------------------------------------------------------------------------------|
|                                                  |           | 005, 010, 025,<br>060, 090, and<br>150 | 050 | All Devices                          |  |               |                                                                                     |
| Entry time                                       | TFF_ENTRY | 160                                    | 150 | 320                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = ON                                                          |
|                                                  |           | 215                                    | 200 | 430                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL= OFF                                                          |
| Exit time with<br>respect to the<br>MSS PLL Lock | TFF_EXIT  | 100                                    | 100 | 140                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = ON during F*F                                               |
|                                                  |           | 136                                    | 120 | 190                                  |  | $\mu\text{s}$ | eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit |
|                                                  |           | 200                                    | 200 | 285                                  |  | $\mu\text{s}$ | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit          |
|                                                  |           | 200                                    | 200 | 285                                  |  | $\mu\text{s}$ | eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit         |