




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                       |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                |
| Number of LABs/CLBs            | -                                                                                                                                                                     |
| Number of Logic Elements/Cells | 146124                                                                                                                                                                |
| Total RAM Bits                 | 5120000                                                                                                                                                               |
| Number of I/O                  | 574                                                                                                                                                                   |
| Number of Gates                | -                                                                                                                                                                     |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                         |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                       |
| Package / Case                 | 1152-BBGA, FCBGA                                                                                                                                                      |
| Supplier Device Package        | 1152-FCBGA (35x35)                                                                                                                                                    |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl150t-1fcg1152">https://www.e-xfl.com/product-detail/microchip-technology/m2gl150t-1fcg1152</a> |

# Figures

---

|           |                                                                   |     |
|-----------|-------------------------------------------------------------------|-----|
| Figure 1  | High Temperature Data Retention (HTR)                             | 9   |
| Figure 2  | Timing Model                                                      | 15  |
| Figure 3  | Input Buffer AC Loading                                           | 17  |
| Figure 4  | Output Buffer AC Loading                                          | 18  |
| Figure 5  | Tristate Buffer for Enable Path Test Point                        | 19  |
| Figure 6  | Timing Model for Input Register                                   | 65  |
| Figure 7  | I/O Register Input Timing Diagram                                 | 66  |
| Figure 8  | Timing Model for Output/Enable Register                           | 68  |
| Figure 9  | I/O Register Output Timing Diagram                                | 69  |
| Figure 10 | Input DDR Module                                                  | 70  |
| Figure 11 | Input DDR Timing Diagram                                          | 71  |
| Figure 12 | Output DDR Module                                                 | 73  |
| Figure 13 | Output DDR Timing Diagram                                         | 74  |
| Figure 14 | LUT-4                                                             | 75  |
| Figure 15 | Sequential Module                                                 | 76  |
| Figure 16 | Sequential Module Timing Diagram                                  | 77  |
| Figure 17 | Power-up to Functional Timing Diagram for SmartFusion2            | 115 |
| Figure 18 | Power-up to Functional Timing Diagram for IGLOO2                  | 116 |
| Figure 19 | DEVRST_N to Functional Timing Diagram for SmartFusion2            | 117 |
| Figure 20 | DEVRST_N to Functional Timing Diagram for IGLOO2                  | 119 |
| Figure 21 | I2C Timing Parameter Definition                                   | 125 |
| Figure 22 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) | 128 |
| Figure 23 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) | 131 |

## 2.2 References

The following documents are recommended references:

- [PB0121: IGLOO2 Product Brief](#)
- [DS0124: IGLOO2 Pin Descriptions](#)
- [PB0115: SmartFusion2 SoC FPGA Product Brief](#)
- [DS0115: SmartFusion2 Pin Descriptions](#)

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

## 2.3 Electrical Specifications

### 2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

**Table 3 • Absolute Maximum Ratings**

| Parameter                                                                                                  | Symbol                       | Min  | Max  | Unit |
|------------------------------------------------------------------------------------------------------------|------------------------------|------|------|------|
| DC core supply voltage. Must always power this pin.                                                        | V <sub>DD</sub>              | −0.3 | 1.32 | V    |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin.          | V <sub>PP</sub>              | −0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL                                                                              | MSS_MDDR_PLL_VDDA            | −0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL                                                                              | HPMS_MDDR_PLL_VDDA           | −0.3 | 3.63 | V    |
| Analog power pad for FDDR PLL                                                                              | FDDR_PLL_VDDA                | −0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL                                                                              | PLL0_PLL1_MSS_MDDR_VDDA      | −0.3 | 3.63 | V    |
| Analog power pad for MDDR PLL                                                                              | PLL0_PLL1_HPMS_MDDR_VDDA     | −0.3 | 3.63 | V    |
| Analog power pad for PLL0–5                                                                                | CCC_XX[01]_PLL_VDDA          | −0.3 | 3.63 | V    |
| High supply voltage for PLL SerDes[01]                                                                     | SERDES_[01]_PLL_VDDA         | −0.3 | 3.63 | V    |
| Analog power for SerDes[01] PLL lane0 to lane3. This is a 2.5 V SerDes internal PLL supply.                | SERDES_[01]_L[0123]_VDDAPLL  | −0.3 | 2.75 | V    |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO   | −0.3 | 1.32 | V    |
| PCIe/PCS power supply                                                                                      | SERDES_[01]_VDD              | −0.3 | 1.32 | V    |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank                                                        | V <sub>DDI<sub>x</sub></sub> | −0.3 | 3.63 | V    |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks                                                | V <sub>DDI<sub>x</sub></sub> | −0.3 | 2.75 | V    |
| I/O Input voltage for MSIO I/O bank                                                                        | V <sub>I</sub>               | −0.3 | 3.63 | V    |
| I/O Input voltage for MSIOD/DDRIO I/O bank                                                                 | V <sub>I</sub>               | −0.3 | 2.75 | V    |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to V <sub>PP</sub> .    | V <sub>PPNVM</sub>           | −0.3 | 3.63 | V    |
| Storage temperature <sup>1</sup>                                                                           | T <sub>STG</sub>             | −65  | 150  | °C   |
| Junction temperature                                                                                       | T <sub>J</sub>               | −55  | 135  | °C   |


## 2.3.5 User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the I/Os section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

### 2.3.5.1 Input Buffer and AC Loading

The following figure shows the input buffer and AC loading.

**Figure 3 • Input Buffer AC Loading**



### 2.3.5.5 Detailed I/O Characteristics

**Table 24 • Input Capacitance, Leakage Current, and Ramp Time**

| Symbol         | Description                                                    | Maximum | Unit    | Conditions          |
|----------------|----------------------------------------------------------------|---------|---------|---------------------|
| $C_{IN}$       | Input capacitance                                              | 10      | pF      |                     |
| $I_{IL}$ (dc)  | Input current low<br>(Applicable to HSTL/SSTL inputs only)     | 400     | $\mu A$ | $V_{DDI} = 2.5 V$   |
|                |                                                                | 500     | $\mu A$ | $V_{DDI} = 1.8 V$   |
|                |                                                                | 600     | $\mu A$ | $V_{DDI} = 1.5 V^1$ |
|                | Input current low<br>(Applicable to all other digital inputs)  | 10      | $\mu A$ |                     |
| $I_{IH}$ (dc)  | Input current high<br>(Applicable to HSTL/SSTL inputs only)    | 400     | $\mu A$ | $V_{DDI} = 2.5 V$   |
|                |                                                                | 500     | $\mu A$ | $V_{DDI} = 1.8 V$   |
|                |                                                                | 600     | $\mu A$ | $V_{DDI} = 1.5 V^1$ |
|                | Input current high<br>(Applicable to all other digital inputs) | 10      | $\mu A$ |                     |
| $T_{RAMPIN}^2$ | Input ramp time<br>(Applicable to all digital inputs)          | 50      | ns      |                     |

1. Applicable when I/O pair is programmed with an HSTL/SSTL I/O type on IOP and an un-terminated I/O type (LVCMOS, for example) on ION pad.
2. Voltage ramp must be monotonic.

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of DDRIO I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 25 • I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank**

| $V_{DDI}$ Domain | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|------------------|------------------------------------------|-------|--------------------------------------------|-------|
|                  | Min                                      | Max   | Min                                        | Max   |
| $2.5 V^1, 2$     | 10K                                      | 17.8K | 9.98K                                      | 18K   |
| $1.8 V^1, 2$     | 10.3K                                    | 19.1K | 10.3K                                      | 19.5K |
| $1.5 V^1, 2$     | 10.6K                                    | 20.2K | 10.6K                                      | 21.1K |
| $1.2 V^1, 2$     | 11.1K                                    | 22.7K | 11.2K                                      | 24.6K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OLspec})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDImax} - V_{OHspec})/I(\text{WEAK PULL-UP MIN})$ .

## 2.3.5.6 Single-Ended I/O Standards

### 2.3.5.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

LVCMOS is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC (JESD 8-5). The LVCMOS standards supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs are: LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33.

### 2.3.5.6.2 3.3 V LVCMOS/LVTTL

LVCMOS 3.3 V or Low-Voltage Transistor-Transistor Logic (LVTTL) is a general standard for 3.3 V applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 29 • LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

**Table 30 • LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter                       | Symbol        | Min  | Max  | Unit |
|---------------------------------|---------------|------|------|------|
| DC input logic high             | $V_{IH}$ (DC) | 2.0  | 3.45 | V    |
| DC input logic low              | $V_{IL}$ (DC) | −0.3 | 0.8  | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |      |      |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |      |      |      |

1. See Table 24, page 22.

**Table 31 • LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter                         | Symbol   | Min             | Max | Unit |
|-----------------------------------|----------|-----------------|-----|------|
| DC output logic high <sup>1</sup> | $V_{OH}$ | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low <sup>1</sup>  | $V_{OL}$ |                 | 0.4 | V    |

1. The  $V_{OH}/V_{OL}$  test points selected ensure compliance with LVCMOS 3.3 V JESD8-B requirements.

**Table 32 • LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min | Max | Unit |
|----------------------|----------|-----|-----|------|
| DC output logic high | $V_{OH}$ | 2.4 |     | V    |
| DC output logic low  | $V_{OL}$ |     | 0.4 | V    |

**Table 33 • LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)**

| Parameter                             | Symbol    | Max | Unit | Conditions                                 |
|---------------------------------------|-----------|-----|------|--------------------------------------------|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 600 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 57 • LVCMOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 4.234           | 4.981 | 3.646           | 4.29  | 4.245           | 4.995 | 4.908                        | 5.774 | 4.434                        | 5.216 | ns   |
|                        | Medium       | 3.824           | 4.498 | 3.282           | 3.861 | 3.834           | 4.511 | 4.625                        | 5.441 | 4.116                        | 4.843 | ns   |
|                        | Medium fast  | 3.627           | 4.267 | 3.111           | 3.66  | 3.637           | 4.279 | 4.481                        | 5.272 | 3.984                        | 4.687 | ns   |
|                        | Fast         | 3.605           | 4.241 | 3.097           | 3.644 | 3.615           | 4.253 | 4.472                        | 5.262 | 3.973                        | 4.674 | ns   |
| 4 mA                   | Slow         | 3.923           | 4.615 | 3.314           | 3.9   | 3.918           | 4.61  | 5.403                        | 6.356 | 4.894                        | 5.757 | ns   |
|                        | Medium       | 3.518           | 4.138 | 2.961           | 3.484 | 3.515           | 4.135 | 5.121                        | 6.025 | 4.561                        | 5.366 | ns   |
|                        | Medium fast  | 3.321           | 3.907 | 2.783           | 3.275 | 3.317           | 3.903 | 4.966                        | 5.843 | 4.426                        | 5.206 | ns   |
|                        | Fast         | 3.301           | 3.883 | 2.77            | 3.259 | 3.296           | 3.878 | 4.957                        | 5.831 | 4.417                        | 5.196 | ns   |
| 6 mA                   | Slow         | 3.71            | 4.364 | 3.104           | 3.652 | 3.702           | 4.355 | 5.62                         | 6.612 | 5.08                         | 5.977 | ns   |
|                        | Medium       | 3.333           | 3.921 | 2.779           | 3.27  | 3.325           | 3.913 | 5.346                        | 6.289 | 4.777                        | 5.62  | ns   |
|                        | Medium fast  | 3.155           | 3.712 | 2.62            | 3.083 | 3.146           | 3.702 | 5.21                         | 6.13  | 4.657                        | 5.479 | ns   |
|                        | Fast         | 3.134           | 3.688 | 2.608           | 3.068 | 3.125           | 3.677 | 5.202                        | 6.12  | 4.648                        | 5.468 | ns   |
| 8 mA                   | Slow         | 3.619           | 4.258 | 3.007           | 3.538 | 3.607           | 4.244 | 5.815                        | 6.841 | 5.249                        | 6.175 | ns   |
|                        | Medium       | 3.246           | 3.819 | 2.686           | 3.16  | 3.236           | 3.807 | 5.542                        | 6.52  | 4.936                        | 5.807 | ns   |
|                        | Medium fast  | 3.066           | 3.607 | 2.525           | 2.971 | 3.054           | 3.593 | 5.405                        | 6.359 | 4.811                        | 5.66  | ns   |
|                        | Fast         | 3.046           | 3.584 | 2.513           | 2.957 | 3.034           | 3.57  | 5.401                        | 6.353 | 4.803                        | 5.651 | ns   |
| 10 mA                  | Slow         | 3.498           | 4.115 | 2.878           | 3.386 | 3.481           | 4.096 | 6.046                        | 7.113 | 5.444                        | 6.404 | ns   |
|                        | Medium       | 3.138           | 3.692 | 2.569           | 3.023 | 3.126           | 3.678 | 5.782                        | 6.803 | 5.129                        | 6.034 | ns   |
|                        | Medium fast  | 2.966           | 3.489 | 2.414           | 2.841 | 2.951           | 3.472 | 5.666                        | 6.665 | 5.013                        | 5.897 | ns   |
|                        | Fast         | 2.945           | 3.464 | 2.401           | 2.826 | 2.93            | 3.448 | 5.659                        | 6.658 | 5.003                        | 5.886 | ns   |
| 12 mA                  | Slow         | 3.417           | 4.02  | 2.807           | 3.303 | 3.401           | 4.002 | 6.083                        | 7.156 | 5.464                        | 6.428 | ns   |
|                        | Medium       | 3.076           | 3.618 | 2.519           | 2.964 | 3.063           | 3.604 | 5.828                        | 6.856 | 5.176                        | 6.089 | ns   |
|                        | Medium fast  | 2.913           | 3.427 | 2.376           | 2.795 | 2.898           | 3.41  | 5.725                        | 6.736 | 5.072                        | 5.966 | ns   |
|                        | Fast         | 2.894           | 3.405 | 2.362           | 2.78  | 2.879           | 3.388 | 5.715                        | 6.724 | 5.064                        | 5.957 | ns   |
| 16 mA                  | Slow         | 3.366           | 3.96  | 2.751           | 3.237 | 3.348           | 3.939 | 6.226                        | 7.324 | 5.576                        | 6.56  | ns   |
|                        | Medium       | 3.03            | 3.565 | 2.47            | 2.906 | 3.017           | 3.55  | 5.981                        | 7.036 | 5.282                        | 6.214 | ns   |
|                        | Medium fast  | 2.87            | 3.377 | 2.328           | 2.739 | 2.854           | 3.358 | 5.895                        | 6.935 | 5.18                         | 6.094 | ns   |
|                        | Fast         | 2.853           | 3.357 | 2.314           | 2.723 | 2.837           | 3.338 | 5.889                        | 6.929 | 5.177                        | 6.09  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 72 • LVCMOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 2.735           | 3.218 | 3.371           | 3.966 | 3.618           | 4.257 | 6.03                         | 7.095 | 5.705                        | 6.712 | ns   |
| 4 mA                   | Slow         | 2.426           | 2.854 | 2.992           | 3.521 | 3.221           | 3.79  | 6.738                        | 7.927 | 6.298                        | 7.41  | ns   |
| 6 mA                   | Slow         | 2.433           | 2.862 | 2.81            | 3.306 | 3.031           | 3.566 | 7.123                        | 8.38  | 6.596                        | 7.76  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.10 1.2 V LVCMOS

LVCMOS 1.2 is a general standard for 1.2 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-12A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 73 • LVCMOS 1.2 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max  | Unit |
|----------------|------------------|-------|-----|------|------|
| Supply voltage | V <sub>DDI</sub> | 1.140 | 1.2 | 1.26 | V    |

**Table 74 • LVCMOS 1.2 V DC Input Voltage Specification**

| Parameter                                           | Symbol               | Min                     | Max                     | Unit |
|-----------------------------------------------------|----------------------|-------------------------|-------------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.26                    | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         |      |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         |      |

1. See Table 24, page 22.

**Table 75 • LVCMOS 1.2 V DC Output Voltage Specification**

| Parameter            | Symbol          | Min                     | Max                     | Unit |
|----------------------|-----------------|-------------------------|-------------------------|------|
| DC output logic high | V <sub>OH</sub> | V <sub>DDI</sub> × 0.75 |                         | V    |
| DC output logic low  | V <sub>OL</sub> |                         | V <sub>DDI</sub> × 0.25 | V    |

**Table 76 • LVCMOS 1.2 V Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol           | Max | Unit | Conditions                                 |
|----------------------------------------|------------------|-----|------|--------------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | D <sub>MAX</sub> | 200 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 120 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 160 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 112 • SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

|                     |                          | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     | On-Die Termination (ODT) | -1       | -Std  |      |
| Pseudo differential | None                     | 2.798    | 3.293 | ns   |
| True differential   | None                     | 2.733    | 3.215 | ns   |

**Table 113 • DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

|                     |                          | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     | On-Die Termination (ODT) | -1       | -Std  |      |
| Pseudo differential | None                     | 2.476    | 2.913 | ns   |
| True differential   | None                     | 2.475    | 2.911 | ns   |

**Table 114 • SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.26     | 2.66  | 1.99     | 2.341 | 1.985    | 2.335 | 2.135    | 2.512 | 2.13     | 2.505 | ns   |
| Differential | 2.26     | 2.658 | 2.202    | 2.591 | 2.201    | 2.589 | 2.393    | 2.815 | 2.392    | 2.814 | ns   |

**Table 115 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.055    | 2.417 | 2.037    | 2.396 | 2.03     | 2.388 | 2.068    | 2.433 | 2.061    | 2.425 | ns   |
| Differential | 2.192    | 2.58  | 2.434    | 2.864 | 2.425    | 2.852 | 2.164    | 2.545 | 2.156    | 2.536 | ns   |

**Table 116 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 1.512    | 1.779 | 1.462    | 1.72  | 1.462    | 1.72  | 1.676    | 1.972 | 1.676    | 1.971 | ns   |
| Differential | 1.676    | 1.971 | 1.774    | 2.087 | 1.766    | 2.077 | 1.854    | 2.181 | 1.845    | 2.171 | ns   |

**Table 117 • DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.122    | 2.497 | 1.906    | 2.243 | 1.902    | 2.237 | 2.061    | 2.424 | 2.056    | 2.418 | ns   |
| Differential | 2.127    | 2.501 | 2.042    | 2.402 | 2.043    | 2.403 | 2.363    | 2.78  | 2.365    | 2.781 | ns   |

### 2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 173 • B-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 174 • B-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.

**Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 176 • B-LVDS DC Differential Voltage Specification**

| Parameter                                                  | Symbol    | Min  | Max       | Unit |
|------------------------------------------------------------|-----------|------|-----------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 65   | 460       | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 1.1  | 1.5       | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.05 | 2.4       | V    |
| Input differential voltage                                 | $V_{ID}$  | 0.1  | $V_{DDI}$ | V    |

**Table 177 • B-LVDS Minimum and Maximum AC Switching Speed**

| Parameter                             | Symbol    | Max | Unit | Conditions                                        |
|---------------------------------------|-----------|-----|------|---------------------------------------------------|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |

**Table 178 • B-LVDS AC Impedance Specifications**


| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 27  | $\Omega$ |

**Table 179 • B-LVDS AC Test Parameter Specifications**

| Parameter                                                                        | Symbol     | Typ         | Unit     |
|----------------------------------------------------------------------------------|------------|-------------|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

The following figure shows a configuration with SD = 0 (synchronous clear) and ADn = 1 (asynchronous clear) for a flip-flop (LAT = 0).

**Figure 16 • Sequential Module Timing Diagram**



### 2.3.10.3.1 Timing Characteristics

The following table lists the register delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 224 • Register Delays**

| Parameter                                                   | Symbol       | -1    | -Std  | Unit |
|-------------------------------------------------------------|--------------|-------|-------|------|
| Clock-to-Q of the core register                             | $T_{CLKQ}$   | 0.108 | 0.127 | ns   |
| Data setup time for the core register                       | $T_{SUD}$    | 0.254 | 0.298 | ns   |
| Data hold time for the core register                        | $T_{HD}$     | 0     | 0     | ns   |
| Enable setup time for the core register                     | $T_{SUE}$    | 0.335 | 0.394 | ns   |
| Enable hold time for the core register                      | $T_{HE}$     | 0     | 0     | ns   |
| Synchronous load setup time for the core register           | $T_{SUSL}$   | 0.335 | 0.394 | ns   |
| Synchronous load hold time for the core register            | $T_{HSL}$    | 0     | 0     | ns   |
| Asynchronous Clear-to-Q of the core register (ADn = 1)      | $T_{ALN2Q}$  | 0.473 | 0.556 | ns   |
| Asynchronous preset-to-Q of the core register (ADn = 0)     |              | 0.451 | 0.531 | ns   |
| Asynchronous load removal time for the core register        | $T_{RECALN}$ | 0     | 0     | ns   |
| Asynchronous load recovery time for the core register       | $T_{RECALN}$ | 0.353 | 0.415 | ns   |
| Asynchronous load minimum pulse width for the core register | $T_{WALN}$   | 0.266 | 0.313 | ns   |
| Clock minimum pulse width high for the core register        | $T_{CKMPWH}$ | 0.065 | 0.077 | ns   |
| Clock minimum pulse width low for the core register         | $T_{CKMPWL}$ | 0.139 | 0.164 | ns   |

## 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See [UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide](#) for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.83  | 0.911 | 0.831 | 0.913 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.457 | 1.588 | 1.715 | 1.869 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.131 |       | 0.154 | ns   |

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.835 | 0.888 | 0.833 | 0.886 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.405 | 1.489 | 1.654 | 1.752 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.098 | ns   |

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.827 | 0.897 | 0.826 | 0.896 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.419 | 1.53  | 1.671 | 1.8   | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.111 |       | 0.129 | ns   |

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

| Parameter                         | Symbol      | –1    |       | –Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.747 | 0.799 | 0.745 | 0.797 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.294 | 1.378 | 1.522 | 1.621 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.099 | ns   |

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 (continued)**

| Parameter                                                              | Symbol                | –1     |       | –Std   |       | Unit |
|------------------------------------------------------------------------|-----------------------|--------|-------|--------|-------|------|
|                                                                        |                       | Min    | Max   | Min    | Max   |      |
| Block select hold time                                                 | T <sub>BLKHD</sub>    | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>    |        | 1.529 |        | 1.799 | ns   |
| Block select minimum pulse width                                       | T <sub>BLKMPW</sub>   | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time                                                 | T <sub>RDESU</sub>    | 0.449  |       | 0.528  |       | ns   |
| Read enable hold time                                                  | T <sub>RDEHD</sub>    | 0.167  |       | 0.197  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | T <sub>RDPLESU</sub>  | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | T <sub>RDPLEHD</sub>  | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | T <sub>R2Q</sub>      | –      | 1.506 | –      | 1.772 | ns   |
| Asynchronous reset removal time                                        | T <sub>RSTREM</sub>   | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | T <sub>RSTREC</sub>   | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | T <sub>RSTMPW</sub>   | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | T <sub>PLRSTREM</sub> | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | T <sub>PLRSTREC</sub> | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | T <sub>PLRSTMPW</sub> | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time                                           | T <sub>SRSTSU</sub>   | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time                                            | T <sub>SRSTHD</sub>   | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time                                                | T <sub>WESU</sub>     | 0.39   |       | 0.458  |       | ns   |
| Write enable hold time                                                 | T <sub>WEHD</sub>     | 0.242  |       | 0.285  |       | ns   |
| Maximum frequency                                                      | F <sub>MAX</sub>      |        | 400   |        | 340   | MHz  |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 2K × 9 in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9**

| Parameter                                  | Symbol                 | –1    |       | –Std  |       | Unit |
|--------------------------------------------|------------------------|-------|-------|-------|-------|------|
|                                            |                        | Min   | Max   | Min   | Max   |      |
| Clock period                               | T <sub>CY</sub>        | 2.5   |       | 2.941 |       | ns   |
| Clock minimum pulse width high             | T <sub>CLKMPWH</sub>   | 1.125 |       | 1.323 |       | ns   |
| Clock minimum pulse width low              | T <sub>CLKMPWL</sub>   | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock period                     | T <sub>PLCY</sub>      | 2.5   |       | 2.941 |       | ns   |
| Pipelined clock minimum pulse width high   | T <sub>PLCLKMPWH</sub> | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock minimum pulse width low    | T <sub>PLCLKMPWL</sub> | 1.125 |       | 1.323 |       | ns   |
| Read access time with pipeline register    |                        |       | 0.334 |       | 0.393 | ns   |
| Read access time without pipeline register | T <sub>CLK2Q</sub>     |       | 2.273 |       | 2.674 | ns   |
| Access time with feed-through write timing |                        |       | 1.529 |       | 1.799 | ns   |

**Table 237 •  $\mu$ SRAM (RAM64x18) in  $64 \times 18$  Mode (continued)**

| Parameter                | Symbol        | -1     |     | -Std  |     | Unit |
|--------------------------|---------------|--------|-----|-------|-----|------|
|                          |               | Min    | Max | Min   | Max |      |
| Write address setup time | $T_{ADDRCSU}$ | 0.088  |     | 0.104 |     | ns   |
| Write address hold time  | $T_{ADDRCHD}$ | 0.128  |     | 0.15  |     | ns   |
| Write enable setup time  | $T_{WECSU}$   | 0.397  |     | 0.467 |     | ns   |
| Write enable hold time   | $T_{WECHD}$   | -0.026 |     | -0.03 |     | ns   |
| Maximum frequency        | $F_{MAX}$     |        | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in  $64 \times 16$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 238 •  $\mu$ SRAM (RAM64x16) in  $64 \times 16$  Mode**

| Parameter                                                                             | Symbol          | -1     |       | -Std   |       | Unit |
|---------------------------------------------------------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                                                                       |                 | Min    | Max   | Min    | Max   |      |
| Read clock period                                                                     | $T_{CY}$        | 4      |       | 4      |       | ns   |
| Read clock minimum pulse width high                                                   | $T_{CLKMPWH}$   | 1.8    |       | 1.8    |       | ns   |
| Read clock minimum pulse width low                                                    | $T_{CLKMPWL}$   | 1.8    |       | 1.8    |       | ns   |
| Read pipeline clock period                                                            | $T_{PLCY}$      | 4      |       | 4      |       | ns   |
| Read pipeline clock minimum pulse width high                                          | $T_{PLCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Read pipeline clock minimum pulse width low                                           | $T_{PLCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Read access time with pipeline register                                               | $T_{CLK2Q}$     |        | 0.266 |        | 0.313 | ns   |
| Read access time without pipeline register                                            |                 |        | 1.677 |        | 1.973 | ns   |
| Read address setup time in synchronous mode                                           | $T_{ADDRSU}$    | 0.301  |       | 0.354  |       | ns   |
| Read address setup time in asynchronous mode                                          |                 | 1.856  |       | 2.184  |       | ns   |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$    | 0.091  |       | 0.107  |       | ns   |
| Read address hold time in asynchronous mode                                           |                 | -0.778 |       | -0.915 |       | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$    | 0.278  |       | 0.327  |       | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$    | 0.057  |       | 0.067  |       | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$     | 1.839  |       | 2.163  |       | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$     | -0.65  |       | -0.765 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |        | 2.036 |        | 2.396 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.023 |       | -0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |        | 0.835 |        | 0.983 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$    | 0.271  |       | 0.319  |       | ns   |

**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 × 8 Mode (continued)**

| Parameter                                                                             | Symbol         | –1     |       | –Std   |       | Unit |
|---------------------------------------------------------------------------------------|----------------|--------|-------|--------|-------|------|
|                                                                                       |                | Min    | Max   | Min    | Max   |      |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$   | 0.091  |       | 0.107  |       | ns   |
| Read address hold time in asynchronous mode                                           |                | –0.778 |       | –0.915 |       | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$   | 0.278  |       | 0.327  |       | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$   | 0.057  |       | 0.067  |       | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$    | 1.839  |       | 2.163  |       | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$    | –0.65  |       | –0.765 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$    |        | 2.036 |        | 2.396 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$   | –0.023 |       | –0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period                                                                    | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time                                                              | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time                                                               | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time                                                               | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time                                                                | $T_{WECHD}$    | –0.026 |       | –0.03  |       | ns   |
| Maximum frequency                                                                     | $F_{MAX}$      |        | 250   |        | 250   | MHz  |

**Table 259 • 2 Step IAP Programming (Fabric Only)**

| M2S/M2GL Device | Image size |     | Authenticate | Program | Verify | Unit |
|-----------------|------------|-----|--------------|---------|--------|------|
|                 | Bytes      |     |              |         |        |      |
| 005             | 302672     | 4   | 39           | 6       | Sec    |      |
| 010             | 568784     | 7   | 45           | 12      | Sec    |      |
| 025             | 1223504    | 14  | 55           | 23      | Sec    |      |
| 050             | 2424832    | 29  | 74           | 40      | Sec    |      |
| 060             | 2418896    | 39  | 83           | 50      | Sec    |      |
| 090             | 3645968    | 60  | 106          | 73      | Sec    |      |
| 150             | 6139184    | 100 | 154          | 120     | Sec    |      |

**Table 260 • 2 Step IAP Programming (eNVM Only)**

| M2S/M2GL Device | Image size |    | Authenticate | Program | Verify | Unit |
|-----------------|------------|----|--------------|---------|--------|------|
|                 | Bytes      |    |              |         |        |      |
| 005             | 137536     | 2  | 59           | 5       | Sec    |      |
| 010             | 274816     | 4  | 98           | 11      | Sec    |      |
| 025             | 274816     | 4  | 100          | 10      | Sec    |      |
| 050             | 2,78,528   | 3  | 107          | 9       | Sec    |      |
| 060             | 268480     | 5  | 98           | 22      | Sec    |      |
| 090             | 544496     | 10 | 174          | 43      | Sec    |      |
| 150             | 544496     | 10 | 175          | 44      | Sec    |      |

**Table 261 • 2 Step IAP Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size |     | Authenticate | Program | Verify | Unit |
|-----------------|------------|-----|--------------|---------|--------|------|
|                 | Bytes      |     |              |         |        |      |
| 005             | 439296     | 6   | 78           | 11      | Sec    |      |
| 010             | 842688     | 11  | 122          | 21      | Sec    |      |
| 025             | 1497408    | 19  | 135          | 32      | Sec    |      |
| 050             | 2695168    | 32  | 158          | 48      | Sec    |      |
| 060             | 2686464    | 43  | 159          | 70      | Sec    |      |
| 090             | 4190208    | 68  | 258          | 115     | Sec    |      |
| 150             | 6682768    | 109 | 308          | 162     | Sec    |      |

## 2.3.14 Math Block Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC math block supports 18×18 signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently. The following table lists the math blocks with all registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 268 • Math Blocks with all Registers Used**

| Parameter                           | Symbol          | –1     |       | –Std   |       | Unit |
|-------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                     |                 | Min    | Max   | Min    | Max   |      |
| Input, control register setup time  | $T_{MISU}$      | 0.149  |       | 0.176  |       | ns   |
| Input, control register hold time   | $T_{MIHD}$      | 1.68   |       | 1.976  |       | ns   |
| CDIN input setup time               | $T_{MOCDINSU}$  | 0.185  |       | 0.218  |       | ns   |
| CDIN input hold time                | $T_{MOCDINHHD}$ | 0.08   |       | 0.094  |       | ns   |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | –0.419 |       | –0.493 |       | ns   |
| Synchronous reset/enable hold time  | $T_{MSRSTENHD}$ | 0.011  |       | 0.013  |       | ns   |
| Asynchronous reset removal time     | $T_{MARSTREM}$  | 0      |       | 0      |       | ns   |
| Asynchronous reset recovery time    | $T_{MARSTREC}$  | 0.088  |       | 0.104  |       | ns   |
| Output register clock to out delay  | $T_{MOCQ}$      |        | 0.232 |        | 0.273 | ns   |
| CLK minimum period                  | $T_{MCLKMP}$    | 2.245  |       | 2.641  |       | ns   |

The following table lists the math blocks with input bypassed and output registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 269 • Math Block with Input Bypassed and Output Registers Used**

| Parameter                           | Symbol          | –1     |       | –Std   |       | Unit |
|-------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                     |                 | Min    | Max   | Min    | Max   |      |
| Output register setup time          | $T_{MOSU}$      | 2.294  |       | 2.699  |       | ns   |
| Output register hold time           | $T_{MOHD}$      | 1.68   |       | 1.976  |       | ns   |
| CDIN input setup time               | $T_{MOCDINSU}$  | 0.115  |       | 0.136  |       | ns   |
| CDIN input hold time                | $T_{MOCDINHHD}$ | –0.444 |       | –0.522 |       | ns   |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | –0.419 |       | –0.493 |       | ns   |
| Synchronous reset/enable hold time  | $T_{MSRSTENHD}$ | 0.011  |       | 0.013  |       | ns   |
| Asynchronous reset removal time     | $T_{MARSTREM}$  | 0      |       | 0      |       | ns   |
| Asynchronous reset recovery time    | $T_{MARSTREC}$  | 0.014  |       | 0.017  |       | ns   |
| Output register clock to out delay  | $T_{MOCQ}$      |        | 0.232 |        | 0.273 | ns   |
| CLK minimum period                  | $T_{MCLKMP}$    | 2.179  |       | 2.563  |       | ns   |

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)**

| Parameter                                              | Symbol | Min | Typ | Max | Unit | Condition                      |
|--------------------------------------------------------|--------|-----|-----|-----|------|--------------------------------|
| Startup time (with regard to stable oscillator output) | SUXTAL |     |     | 0.8 | ms   | 005, 010, 025, and 050 devices |
|                                                        |        |     |     | 1.0 | ms   | 090 and 150 devices            |

**Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)**

| Parameter                                              | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                           |
|--------------------------------------------------------|------------|---------------------|-------|---------------------|------|-------------------------------------|
| Operating frequency                                    | FXTAL      |                     | 2     |                     | MHz  |                                     |
| Accuracy                                               | ACCXTAL    |                     |       | 0.00105             | %    | 050 devices                         |
|                                                        |            |                     |       | 0.003               | %    | 005, 010, 025, 090, and 150 devices |
|                                                        |            |                     |       | 0.004               | %    | 060 devices                         |
| Output duty cycle                                      | CYCXTAL    |                     | 49–51 | 47–53               | %    |                                     |
| Output period jitter (peak to peak)                    | JITPERXTAL |                     | 1     | 5                   | ns   |                                     |
| Output cycle to cycle jitter (peak to peak)            | JITCYCXTAL |                     | 1     | 5                   | ns   |                                     |
| Operating current                                      | IDYNXTAL   |                     | 0.3   |                     | mA   |                                     |
| Input logic level high                                 | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                     |
| Input logic level low                                  | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                     |
| Startup time (with regard to stable oscillator output) | SUXTAL     |                     |       | 4.5                 | ms   | 010 and 050 devices                 |
|                                                        |            |                     |       | 5                   | ms   | 005 and 025 devices                 |
|                                                        |            |                     |       | 7                   | ms   | 090 and 150 devices                 |

**Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)**

| Parameter                                              | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                                |
|--------------------------------------------------------|------------|---------------------|-------|---------------------|------|------------------------------------------|
| Operating frequency                                    | FXTAL      |                     | 32    |                     | kHz  |                                          |
| Accuracy                                               | ACCXTAL    |                     |       | 0.004               | %    | 005, 010, 025, 050, 060, and 090 devices |
|                                                        |            |                     |       | 0.005               | %    | 150 devices                              |
| Output duty cycle                                      | CYCXTAL    |                     | 49–51 | 47–53               | %    |                                          |
| Output period jitter (peak to peak)                    | JITPERXTAL |                     | 150   | 300                 | ns   |                                          |
| Output cycle to cycle jitter (peak to peak)            | JITCYCXTAL |                     | 150   | 300                 | ns   |                                          |
| Operating current                                      | IDYNXTAL   |                     | 0.044 |                     | mA   | 010 and 050 devices                      |
|                                                        |            |                     | 0.060 |                     | mA   | 005, 025, 060, 090, and 150 devices      |
| Input logic level high                                 | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                          |
| Input logic level low                                  | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                          |
| Startup time (with regard to stable oscillator output) | SUXTAL     |                     |       | 115                 | ms   | 005, 025, 050, 090, and 150 devices      |
|                                                        |            |                     |       | 126                 | ms   | 010 devices                              |

**Table 293 • Flash\*Freeze Entry and Exit Times (continued)**

| Parameter                                                  | Symbol   | Entry/Exit Timing<br>FCLK = 100MHz     |     | Entry/Exit<br>Timing<br>FCLK = 3 MHz | Unit | Conditions                                                                 |
|------------------------------------------------------------|----------|----------------------------------------|-----|--------------------------------------|------|----------------------------------------------------------------------------|
|                                                            |          | 005, 010, 025,<br>060, 090, and<br>150 | 050 | All Devices                          |      |                                                                            |
| Exit time with respect to the fabric PLL lock <sup>1</sup> | TFF_EXIT | 1.5                                    | 1.5 | 1.5                                  | ms   | eNVM and MSS/HPMS PLL = ON during F*F                                      |
|                                                            |          | 1.5                                    | 1.5 | 1.5                                  | ms   | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit |
| Exit time with respect to the fabric buffer output         | TFF_EXIT | 21                                     | 15  | 21                                   | μs   | eNVM and MSS/HPMS PLL = ON during F*F                                      |
|                                                            |          | 65                                     | 55  | 65                                   | μs   | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit |

1. PLL Lock Delay set to 1024 cycles (default).

## 2.3.28 DDR Memory Interface Characteristics

The following table lists the DDR memory interface characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 294 • DDR Memory Interface Characteristics**

| Standard | Supported Data Rate |     | Unit |
|----------|---------------------|-----|------|
|          | Min                 | Max |      |
| DDR3     | 667                 | 667 | Mbps |
| DDR2     | 667                 | 667 | Mbps |
| LPDDR    | 50                  | 400 | Mbps |

## 2.3.29 SFP Transceiver Characteristics

IGLOO2 and SmartFusion2 SerDes complies with small form-factor pluggable (SFP) requirements as specified in SFP INF-80741. The following table provides the electrical characteristics.

The following table lists the SFP transceiver electrical characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 295 • SFP Transceiver Electrical Characteristics**

| Pin                | Direction | Differential Peak-Peak Voltage |      | Unit |
|--------------------|-----------|--------------------------------|------|------|
|                    |           | Min                            | Max  |      |
| RD+/- <sup>1</sup> | Output    | 1600                           | 2400 | mV   |
| TD+/- <sup>2</sup> | Input     | 350                            | 2400 | mV   |

1. Based on default SerDes transmitter settings for PCIe Gen1. Lower amplitudes are available through programming changes to TX\_AMP setting.
2. Based on Input Voltage Common-Mode (VICM) = 0 V. Requires AC Coupling.

### 2.3.31.2 SmartFusion2 Inter-Integrated Circuit (I<sup>2</sup>C) Characteristics

This section describes the DC and switching of the I<sup>2</sup>C interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see [Figure 21](#), page 125.

The following table lists the I<sup>2</sup>C characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 303 • I<sup>2</sup>C Characteristics**

| Parameter                                                                               | Symbol                | Min                   | Typ    | Max    | Unit          | Conditions                                                                                                                                         |
|-----------------------------------------------------------------------------------------|-----------------------|-----------------------|--------|--------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| Input low voltage                                                                       | $V_{IL}$              | -0.3                  |        | 0.8    | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Input high voltage                                                                      | $V_{IH}$              | 2                     |        | 3.45   | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$                       | $V_{HYS}$             | $0.05 \times V_{DDI}$ |        |        | V             | See <a href="#">Table 28</a> , page 23 for more information.                                                                                       |
| Input current high                                                                      | $I_{IL}$              |                       |        | 10     | $\mu\text{A}$ | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information.                                                                     |
| Input current low                                                                       | $I_{IH}$              |                       |        | 10     | $\mu\text{A}$ | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information.                                                                     |
| Input rise time                                                                         | $T_{ir}$              |                       |        | 1000   | ns            | Standard mode                                                                                                                                      |
|                                                                                         |                       |                       |        | 300    | ns            | Fast mode                                                                                                                                          |
| Input fall time                                                                         | $T_{if}$              |                       |        | 300    | ns            | Standard mode                                                                                                                                      |
|                                                                                         |                       |                       |        | 300    | ns            | Fast mode                                                                                                                                          |
| Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$ | $V_{OL}$              |                       |        | 0.4    | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Pin capacitance                                                                         | $C_{in}$              |                       |        | 10     | pF            | $V_{IN} = 0$ , $f = 1.0\text{ MHz}$                                                                                                                |
| Output fall time from $V_{IHMin}$ to $V_{ILMax}^1$                                      | $t_{OF}^1$            |                       | 21.04  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , $C_{LOAD} = 400\text{ pF}$                                                                                            |
|                                                                                         |                       |                       | 5.556  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , $C_{LOAD} = 100\text{ pF}$                                                                                            |
| Output rise time from $V_{ILMax}$ to $V_{IHMin}^1$                                      | $t_{OR}^1$            |                       | 19.887 |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , $C_{LOAD} = 400\text{ pF}$                                                                                            |
|                                                                                         |                       |                       | 5.218  |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , $C_{LOAD} = 100\text{ pF}$                                                                                            |
| Output buffer maximum pull-down resistance <sup>2, 3</sup>                              | $R_{pull-up}^{2,3}$   |                       |        | 50     | $\Omega$      |                                                                                                                                                    |
| Output buffer maximum pull-up resistance <sup>2, 4</sup>                                | $R_{pull-down}^{2,4}$ |                       |        | 131.25 | $\Omega$      |                                                                                                                                                    |

**Table 310 • SPI Characteristics for All Devices (continued)**

| Symbol                                                                   | Description                                                                      | Min                         | Typ   | Max | Unit | Conditions                                                                                                         |
|--------------------------------------------------------------------------|----------------------------------------------------------------------------------|-----------------------------|-------|-----|------|--------------------------------------------------------------------------------------------------------------------|
| sp2                                                                      | SPI_[0 1]_CLK minimum pulse width high                                           |                             |       |     |      |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/2                                                           | 6                           |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/4                                                           | 12.05                       |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/8                                                           | 24.1                        |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/16                                                          | 0.05                        |       |     | µs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/32                                                          | 0.095                       |       |     | µs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/64                                                          | 0.195                       |       |     | µs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/128                                                         | 0.385                       |       |     | µs   |                                                                                                                    |
| sp3                                                                      | SPI_[0 1]_CLK minimum pulse width low                                            |                             |       |     |      |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/2                                                           | 6                           |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/4                                                           | 12.05                       |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/8                                                           | 24.1                        |       |     | ns   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/16                                                          | 0.05                        |       |     | µs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/32                                                          | 0.095                       |       |     | µs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/64                                                          | 0.195                       |       |     | µs   |                                                                                                                    |
|                                                                          | SPI_[0 1]_CLK = PCLK/128                                                         | 0.385                       |       |     | µs   |                                                                                                                    |
| sp4                                                                      | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>rise time (10%–90%) <sup>1</sup> |                             | 2.77  |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| sp5                                                                      | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>fall time (10%–90%) <sup>1</sup> |                             | 2.906 |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |                                                                                  |                             |       |     |      |                                                                                                                    |
| sp6m                                                                     | SPI_[0 1]_DO setup time <sup>2</sup>                                             | (SPI_x_CLK_period/2) – 8.0  |       |     | ns   |                                                                                                                    |
| sp7m                                                                     | SPI_[0 1]_DO hold time <sup>2</sup>                                              | (SPI_x_CLK_period/2) – 2.5  |       |     | ns   |                                                                                                                    |
| sp8m                                                                     | SPI_[0 1]_DI setup time <sup>2</sup>                                             | 12                          |       |     | ns   |                                                                                                                    |
| sp9m                                                                     | SPI_[0 1]_DI hold time <sup>2</sup>                                              | 2.5                         |       |     | ns   |                                                                                                                    |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |                                                                                  |                             |       |     |      |                                                                                                                    |
| sp6s                                                                     | SPI_[0 1]_DO setup time <sup>2</sup>                                             | (SPI_x_CLK_period/2) – 17.0 |       |     | ns   |                                                                                                                    |
| sp7s                                                                     | SPI_[0 1]_DO hold time <sup>2</sup>                                              | (SPI_x_CLK_period/2) + 3.0  |       |     | ns   |                                                                                                                    |
| sp8s                                                                     | SPI_[0 1]_DI setup time <sup>2</sup>                                             | 2                           |       |     | ns   |                                                                                                                    |
| sp9s                                                                     | SPI_[0 1]_DI hold time <sup>2</sup>                                              | 7                           |       |     | ns   |                                                                                                                    |