



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |                                                                                                                                                                 |
|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Active                                                                                                                                                          |
| Architecture            | MCU, FPGA                                                                                                                                                       |
| Core Processor          | ARM® Cortex®-M3                                                                                                                                                 |
| Flash Size              | 128KB                                                                                                                                                           |
| RAM Size                | 64KB                                                                                                                                                            |
| Peripherals             | DDR                                                                                                                                                             |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB                                                                                                        |
| Speed                   | 166MHz                                                                                                                                                          |
| Primary Attributes      | FPGA - 5K Logic Modules                                                                                                                                         |
| Operating Temperature   | -40°C ~ 100°C (TJ)                                                                                                                                              |
| Package / Case          | 484-BGA                                                                                                                                                         |
| Supplier Device Package | 484-FPBGA (23x23)                                                                                                                                               |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s005-fgg484i">https://www.e-xfl.com/product-detail/microchip-technology/m2s005-fgg484i</a> |

|           |                                                                                                                  |    |
|-----------|------------------------------------------------------------------------------------------------------------------|----|
| Table 108 | SSTL2 AC Differential Voltage Specifications                                                                     | 44 |
| Table 109 | SSTL2 Minimum and Maximum AC Switching Speeds                                                                    | 44 |
| Table 110 | SSTL2 AC Impedance Specifications                                                                                | 44 |
| Table 111 | DDR1/SSTL2 AC Test Parameter Specifications                                                                      | 44 |
| Table 112 | SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)                                                 | 45 |
| Table 113 | DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)                                           | 45 |
| Table 114 | SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                       | 45 |
| Table 115 | DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                   | 45 |
| Table 116 | DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                  | 45 |
| Table 117 | DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)                 | 45 |
| Table 118 | SSTL18 DC Recommended DC Operating Conditions                                                                    | 46 |
| Table 119 | SSTL18 DC Input Voltage Specification                                                                            | 46 |
| Table 120 | SSTL18 DC Output Voltage Specification                                                                           | 46 |
| Table 121 | DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                  | 46 |
| Table 122 | DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code                                          | 47 |
| Table 123 | SSTL18 DC Differential Voltage Specification                                                                     | 47 |
| Table 124 | SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)                                    | 47 |
| Table 125 | SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)                                    | 47 |
| Table 126 | SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)                                               | 47 |
| Table 127 | SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)                                          | 47 |
| Table 128 | SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)                                          | 48 |
| Table 129 | SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)                                                  | 48 |
| Table 130 | DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)                                            | 48 |
| Table 131 | SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)                                | 49 |
| Table 132 | SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)                                          | 49 |
| Table 133 | SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)                                                  | 49 |
| Table 134 | SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)                                                 | 49 |
| Table 135 | SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)                                           | 49 |
| Table 136 | DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only                                  | 50 |
| Table 137 | DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers)                                            | 50 |
| Table 138 | SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only)                                                | 50 |
| Table 139 | LPDDR DC Recommended DC Operating Conditions                                                                     | 51 |
| Table 140 | LPDDR DC Input Voltage Specification                                                                             | 51 |
| Table 141 | LPDDR DC Output Voltage Specification Reduced Drive                                                              | 51 |
| Table 142 | LPDDR DC Output Voltage Specification Full Drive                                                                 | 51 |
| Table 143 | LPDDR DC Differential Voltage Specification                                                                      | 51 |
| Table 144 | LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes                                               | 52 |
| Table 145 | LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)                                             | 52 |
| Table 146 | LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)                                           | 52 |
| Table 147 | LPDDR AC Specifications (for DDRIO I/O Bank Only)                                                                | 52 |
| Table 148 | LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)                                                   | 52 |
| Table 149 | LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)                                                 | 52 |
| Table 150 | LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions                                                      | 53 |
| Table 151 | LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification                                                           | 53 |
| Table 152 | LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification                                                          | 53 |
| Table 153 | LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds                                                       | 53 |
| Table 154 | LPDDR-LVCMOS 1.8 V Calibrated Impedance Option                                                                   | 53 |
| Table 155 | LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)                                                | 53 |
| Table 156 | LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications                                                              | 54 |
| Table 157 | LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank                                  | 54 |
| Table 158 | LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers) | 54 |
| Table 159 | LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) | 54 |
| Table 160 | LVDS Recommended DC Operating Conditions                                                                         | 55 |

## 2 IGLOO2 FPGA and SmartFusion2 SoC FPGA

Microsemi's mainstream SmartFusion<sup>®</sup>2 SoC and IGLOO<sup>®</sup>2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated math blocks, multiple embedded memory blocks, and high-performance SerDes communication interfaces on a single chip. Both families benefit from low-power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to 5 MBs of embedded RAM, up to 16 SerDes lanes, and up to four PCI Express Gen 2 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 devices integrate an entire low-power, real-time microcontroller subsystem (MSS) with a rich set of industry-standard peripherals including Ethernet, USB, and CAN, while IGLOO2 devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

### 2.1 Device Status

The following table shows the design security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 1 • IGLOO2 and SmartFusion2 Design Security Densities**

| Design Security Device Densities | Status     |
|----------------------------------|------------|
| 005                              | Production |
| 010, 010T                        | Production |
| 025, 025T                        | Production |
| 050, 050T                        | Production |
| 060, 060T                        | Production |
| 090, 090T                        | Production |
| 150, 150T                        | Production |

The following table shows the data security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 2 • IGLOO2 and SmartFusion2 Data Security Densities**

| Data Security Device Densities | Status     |
|--------------------------------|------------|
| 005S                           | Production |
| 010TS                          | Production |
| 025TS                          | Production |
| 050TS                          | Production |
| 060TS                          | Production |
| 090TS                          | Production |
| 150TS                          | Production |

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIO I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 26 • I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank**

| $V_{DDI}$ Domain      | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|-----------------------|------------------------------------------|-------|--------------------------------------------|-------|
|                       | Min                                      | Max   | Min                                        | Max   |
| 3.3 V                 | 9.9K                                     | 17.1K | 9.98K                                      | 17.5K |
| 2.5 V <sup>1, 2</sup> | 10K                                      | 17.6K | 10.1K                                      | 18.4K |
| 1.8 V <sup>1, 2</sup> | 10.4K                                    | 19.1K | 10.4K                                      | 20.4K |
| 1.5 V <sup>1, 2</sup> | 10.7K                                    | 20.4K | 10.8K                                      | 22.2K |
| 1.2 V <sup>1, 2</sup> | 11.3K                                    | 23.2K | 11.5K                                      | 26.7K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OL\text{spec}})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDI\text{max}} - V_{OH\text{spec}})/I(\text{WEAK PULL-UP MIN})$ .

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIOD I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 27 • I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank**

| $V_{DDI}$ Domain      | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|-----------------------|------------------------------------------|-------|--------------------------------------------|-------|
|                       | Min                                      | Max   | Min                                        | Max   |
| 2.5 V <sup>1, 2</sup> | 9.6K                                     | 16.6K | 9.5K                                       | 16.4K |
| 1.8 V <sup>1, 2</sup> | 9.7K                                     | 17.3K | 9.7K                                       | 17.1K |
| 1.5 V <sup>1, 2</sup> | 9.9K                                     | 18K   | 9.8K                                       | 17.6K |
| 1.2 V <sup>1, 2</sup> | 10.3K                                    | 19.6K | 10K                                        | 19.1K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OL\text{spec}})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDI\text{max}} - V_{OH\text{spec}})/I(\text{WEAK PULL-UP MIN})$ .

The following table lists the hysteresis voltage value for schmitt trigger mode input buffers.

**Table 28 • Schmitt Trigger Input Hysteresis**

| Input Buffer Configuration        | Hysteresis Value (Typical, unless otherwise noted) |
|-----------------------------------|----------------------------------------------------|
| 3.3 V LVTTTL/LVCMOS/<br>PCI/PCI-X | $0.05 \times V_{DDI}$ (worst-case)                 |
| 2.5 V LVCMOS                      | $0.05 \times V_{DDI}$ (worst-case)                 |
| 1.8 V LVCMOS                      | $0.1 \times V_{DDI}$ (worst-case)                  |
| 1.5 V LVCMOS                      | 60 mV                                              |
| 1.2 V LVCMOS                      | 20 mV                                              |

**Table 85 • LVCMOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |        | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|--------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std   | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.883    | 4.568 | 4.868    | 5.726 | 5.329    | 6.269 | 7.994      | 9.404  | 7.527      | 8.855 | ns   |
| 4 mA                   | Slow         | 3.774    | 4.44  | 4.188    | 4.926 | 4.613    | 5.426 | 8.972      | 10.555 | 8.315      | 9.782 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.11 3.3 V PCI/PCIX

Peripheral Component Interface (PCI) for 3.3 V standards specify support for 33 MHz and 66 MHz PCI bus applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to MSIO Bank Only)

**Table 86 • PCI/PCI-X DC Recommended Operating Conditions**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

**Table 87 • PCI/PCI-X DC Input Voltage Specification**

| Parameter                       | Symbol       | Min | Max  | Unit |
|---------------------------------|--------------|-----|------|------|
| DC input voltage                | $V_I$        | 0   | 3.45 | V    |
| Input current high <sup>1</sup> | $I_{IH}(DC)$ |     |      |      |
| Input current low <sup>1</sup>  | $I_{IL}(DC)$ |     |      |      |

1. See Table 24, page 22.

**Table 88 • PCI/PCI-X DC Output Voltage Specification**

| Parameter            | Symbol   | Min | Typ                   | Max | Unit |
|----------------------|----------|-----|-----------------------|-----|------|
| DC output logic high | $V_{OH}$ |     | Per PCI specification |     | V    |
| DC output logic low  | $V_{OL}$ |     | Per PCI specification |     | V    |

**Table 89 • PCI/PCI-X Minimum and Maximum AC Switching Speed**

| Parameter                         | Symbol    | Max | Unit | Conditions                           |
|-----------------------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate (MSIO I/O bank) | $D_{MAX}$ | 630 | Mbps | AC Loading: per JEDEC specifications |

**Table 90 • PCI/PCI-X AC Test Parameter Specifications**

| Parameter                                                                        | Symbol         | Typ                    | Unit     |
|----------------------------------------------------------------------------------|----------------|------------------------|----------|
| Measuring/trip point for data path (falling edge)                                | $V_{TRIP}$     | $0.615 \times V_{DDI}$ | V        |
| Measuring/trip point for data path (rising edge)                                 | $V_{TRIP}$     | $0.285 \times V_{DDI}$ | V        |
| Resistance for data test path                                                    | $R_{TT\_TEST}$ | 25                     | $\Omega$ |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K                     | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5                      | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 10                     | pF       |

**Table 122 • SSTL18 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 123 • SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.5                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.175$ | $0.5 \times V_{DDI} + 0.175$ | V    |

**Table 124 • SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)**

| Parameter                              | Symbol    | Max | Unit | Conditions                          |
|----------------------------------------|-----------|-----|------|-------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specification |

**Table 125 • SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)**

| Parameter                                                         | Symbol    | Typ         | Unit     | Conditions                        |
|-------------------------------------------------------------------|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)                                   | $R_{TT}$  | 50, 75, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 126 • SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)**

| Parameter                                                                        | Symbol      | Typ | Unit     |
|----------------------------------------------------------------------------------|-------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$  | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5   | pF       |
| Reference resistance for data test path for SSTL18 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50  | $\Omega$ |
| Reference resistance for data test path for SSTL18 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5   | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$

**Table 127 • DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code**

|                     |      | $T_{PY}$ |       | Unit |
|---------------------|------|----------|-------|------|
|                     |      | -1       | -Std  |      |
| Pseudo differential | None | 1.567    | 1.844 | ns   |
| True differential   | None | 1.588    | 1.869 | ns   |

**Table 128 • DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)**

|                                      | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> |       | T <sub>LZ</sub> |       | Unit |
|--------------------------------------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|------|
|                                      | −1              | −Std  | −1              | −Std  | −1              | −Std  | −1              | −Std  | −1              | −Std  |      |
| SSTL18 Class I (for DDRIO I/O Bank)  |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                         | 2.383           | 2.804 | 2.23            | 2.623 | 2.229           | 2.622 | 2.202           | 2.591 | 2.201           | 2.59  | ns   |
| Differential                         | 2.413           | 2.84  | 2.797           | 3.29  | 2.797           | 3.29  | 2.282           | 2.685 | 2.282           | 2.685 | ns   |
| SSTL18 Class II (for DDRIO I/O Bank) |                 |       |                 |       |                 |       |                 |       |                 |       |      |
| Single-ended                         | 2.281           | 2.683 | 2.196           | 2.584 | 2.195           | 2.583 | 2.171           | 2.555 | 2.17            | 2.554 | ns   |
| Differential                         | 2.315           | 2.724 | 2.698           | 3.173 | 2.698           | 3.173 | 2.242           | 2.639 | 2.242           | 2.639 | ns   |

**2.3.6.5 Stub-Series Terminated Logic 1.5 V (SSTL15)**

SSTL15 Class I and Class II are supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR3) standard. IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification**

The following table lists the SSTL15 DC voltage specifications for DDRIO bank.

**Table 129 • SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.425 | 1.5   | 1.575 | V    |
| Termination voltage     | $V_{TT}$  | 0.698 | 0.750 | 0.803 | V    |
| Input reference voltage | $V_{REF}$ | 0.698 | 0.750 | 0.803 | V    |

**Table 130 • SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                       | Symbol       | Min             | Max             | Unit |
|---------------------------------|--------------|-----------------|-----------------|------|
| DC input logic high             | $V_{IH}(DC)$ | $V_{REF} + 0.1$ | 1.575           | V    |
| DC input logic low              | $V_{IL}(DC)$ | -0.3            | $V_{REF} - 0.1$ | V    |
| Input current high <sup>1</sup> | $I_{IH}(DC)$ |                 |                 |      |
| Input current low <sup>1</sup>  | $I_{IL}(DC)$ |                 |                 |      |

1. See Table 24, page 22.

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol     | Min                  | Max                  | Unit |
|-------------------------------------|------------|----------------------|----------------------|------|
| AC input differential voltage       | $V_{DIFF}$ | $0.6 \times V_{DDI}$ |                      | V    |
| AC differential cross point voltage | $V_x$      | $0.4 \times V_{DDI}$ | $0.6 \times V_{DDI}$ | V    |

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ         | Unit     | Conditions                        |
|----------------------------------------------|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 50, 70, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter                                                                        | Symbol         | Typ | Unit     |
|----------------------------------------------------------------------------------|----------------|-----|----------|
| Measuring/trip point for data path                                               | $V_{TRIP}$     | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5   | pF       |
| Reference resistance for data test path for LPDDR ( $T_{DP}$ )                   | $R_{TT\_TEST}$ | 50  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 5   | $\Omega$ |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .


**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

|                          |      | $T_{PY}$ |       | Unit |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  |      |
| Pseudo differential      | None | 1.568    | 1.845 | ns   |
| True differential        | None | 1.588    | 1.869 | ns   |

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.383    | 2.804 | 2.23       | 2.623 | 2.229      | 2.622 | 2.202      | 2.591 | 2.201      | 2.59  | ns   |
| Differential | 2.396    | 2.819 | 2.764      | 3.252 | 2.764      | 3.252 | 2.255      | 2.653 | 2.255      | 2.653 | ns   |

**Figure 13 • Output DDR Timing Diagram**



### 2.3.9.5 Timing Characteristics

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

| Symbol                 | Description                                    | Measuring Nodes<br>(from, to) | –1    | –Std  | Unit |
|------------------------|------------------------------------------------|-------------------------------|-------|-------|------|
| T <sub>DDROCLKQ</sub>  | Clock-to-out of DDR for output DDR             | E, G                          | 0.263 | 0.309 | ns   |
| T <sub>DDROSUDF</sub>  | Data_F data setup for output DDR               | F, E                          | 0.143 | 0.168 | ns   |
| T <sub>DDROSUDR</sub>  | Data_R data setup for output DDR               | A, E                          | 0.19  | 0.223 | ns   |
| T <sub>DDROHDF</sub>   | Data_F data hold for output DDR                | F, E                          | 0     | 0     | ns   |
| T <sub>DDROHDR</sub>   | Data_R data hold for output DDR                | A, E                          | 0     | 0     | ns   |
| T <sub>DDROSUE</sub>   | Enable setup for input DDR                     | B, E                          | 0.419 | 0.493 | ns   |
| T <sub>DDROHE</sub>    | Enable hold for input DDR                      | B, E                          | 0     | 0     | ns   |
| T <sub>DDROSUSLN</sub> | Synchronous load setup for input DDR           | D, E                          | 0.196 | 0.231 | ns   |
| T <sub>DDROHSLN</sub>  | Synchronous load hold for input DDR            | D, E                          | 0     | 0     | ns   |
| T <sub>DDROAL2Q</sub>  | Asynchronous load-to-out for output DDR        | C, G                          | 0.528 | 0.621 | ns   |
| T <sub>DDROREMA</sub>  | Asynchronous load removal time for output DDR  | C, E                          | 0     | 0     | ns   |
| T <sub>DDRORECA</sub>  | Asynchronous load recovery time for output DDR | C, E                          | 0.034 | 0.04  | ns   |

### 2.3.12.2 FPGA Fabric Micro SRAM ( $\mu$ SRAM)

The following table lists the  $\mu$ SRAM in  $64 \times 18$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 237 •  $\mu$ SRAM (RAM64x18) in  $64 \times 18$  Mode**

| Parameter                                                                             | Symbol          | –1     |     | –Std   |     | Unit |
|---------------------------------------------------------------------------------------|-----------------|--------|-----|--------|-----|------|
|                                                                                       |                 | Min    | Max | Min    | Max |      |
| Read clock period                                                                     | $T_{CY}$        | 4      |     | 4      |     | ns   |
| Read clock minimum pulse width high                                                   | $T_{CLKMPWH}$   | 1.8    |     | 1.8    |     | ns   |
| Read clock minimum pulse width low                                                    | $T_{CLKMPWL}$   | 1.8    |     | 1.8    |     | ns   |
| Read pipeline clock period                                                            | $T_{PLCY}$      | 4      |     | 4      |     | ns   |
| Read pipeline clock minimum pulse width high                                          | $T_{PLCLKMPWH}$ | 1.8    |     | 1.8    |     | ns   |
| Read pipeline clock minimum pulse width low                                           | $T_{PLCLKMPWL}$ | 1.8    |     | 1.8    |     | ns   |
| Read access time with pipeline register                                               | $T_{CLK2Q}$     | 0.266  |     | 0.313  |     | ns   |
| Read access time without pipeline register                                            |                 | 1.677  |     | 1.973  |     | ns   |
| Read address setup time in synchronous mode                                           | $T_{ADDRSU}$    | 0.301  |     | 0.354  |     | ns   |
| Read address setup time in asynchronous mode                                          |                 | 1.856  |     | 2.184  |     | ns   |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$    | 0.091  |     | 0.107  |     | ns   |
| Read address hold time in asynchronous mode                                           |                 | –0.778 |     | –0.915 |     | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$    | 0.278  |     | 0.327  |     | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$    | 0.057  |     | 0.067  |     | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$     | 1.839  |     | 2.163  |     | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$     | –0.65  |     | –0.765 |     | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     | 2.036  |     | 2.396  |     | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | –0.023 |     | –0.027 |     | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 | 0.046  |     | 0.054  |     | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507  |     | 0.597  |     | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 | 0.236  |     | 0.278  |     | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       | 0.839  |     | 0.987  |     | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$    | 0.271  |     | 0.319  |     | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$    | 0.061  |     | 0.071  |     | ns   |
| Write clock period                                                                    | $T_{CCY}$       | 4      |     | 4      |     | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$  | 1.8    |     | 1.8    |     | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$  | 1.8    |     | 1.8    |     | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$    | 0.404  |     | 0.476  |     | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$    | 0.007  |     | 0.008  |     | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$    | 0.115  |     | 0.135  |     | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$    | 0.15   |     | 0.177  |     | ns   |

**Table 239 •  $\mu$ SRAM (RAM128x9) in 128 × 9 Mode (continued)**

| Parameter                                                                             | Symbol         | -1     |       | -Std   |       | Unit |
|---------------------------------------------------------------------------------------|----------------|--------|-------|--------|-------|------|
|                                                                                       |                | Min    | Max   | Min    | Max   |      |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$   | -0.023 |       | -0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period                                                                    | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time                                                              | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time                                                               | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time                                                               | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time                                                                | $T_{WECHD}$    | -0.026 |       | -0.03  |       | ns   |
| Maximum frequency                                                                     | $F_{MAX}$      |        | 250   |        | 250   | MHz  |

The following table lists the  $\mu$ SRAM in 128 × 8 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 × 8 Mode**

| Parameter                                    | Symbol          | -1    |       | -Std  |       | Unit |
|----------------------------------------------|-----------------|-------|-------|-------|-------|------|
|                                              |                 | Min   | Max   | Min   | Max   |      |
| Read clock period                            | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high          | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low           | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period                   | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low  | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register      | $T_{CLK2Q}$     |       | 0.266 |       | 0.313 | ns   |
| Read access time without pipeline register   |                 |       | 1.677 |       | 1.973 | ns   |
| Read address setup time in synchronous mode  | $T_{ADDRSU}$    | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode |                 | 1.856 |       | 2.184 |       | ns   |

**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 × 8 Mode (continued)**

| Parameter                                                                             | Symbol         | –1     |       | –Std   |       | Unit |
|---------------------------------------------------------------------------------------|----------------|--------|-------|--------|-------|------|
|                                                                                       |                | Min    | Max   | Min    | Max   |      |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$   | 0.091  |       | 0.107  |       | ns   |
| Read address hold time in asynchronous mode                                           |                | –0.778 |       | –0.915 |       | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$   | 0.278  |       | 0.327  |       | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$   | 0.057  |       | 0.067  |       | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$    | 1.839  |       | 2.163  |       | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$    | –0.65  |       | –0.765 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$    |        | 2.036 |        | 2.396 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$   | –0.023 |       | –0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period                                                                    | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time                                                              | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time                                                               | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time                                                               | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time                                                                | $T_{WECHD}$    | –0.026 |       | –0.03  |       | ns   |
| Maximum frequency                                                                     | $F_{MAX}$      |        | 250   |        | 250   | MHz  |

The following table lists the  $\mu$ SRAM in  $256 \times 4$  mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 241 •  $\mu$ SRAM (RAM256x4) in  $256 \times 4$  Mode**

| Parameter                                                                             | Symbol          | -1    |      | -Std  |      | Unit |
|---------------------------------------------------------------------------------------|-----------------|-------|------|-------|------|------|
|                                                                                       |                 | Min   | Max  | Min   | Max  |      |
| Read clock period                                                                     | $T_{CY}$        | 4     |      | 4     |      | ns   |
| Read clock minimum pulse width high                                                   | $T_{CLKMPWH}$   | 1.8   |      | 1.8   |      | ns   |
| Read clock minimum pulse width low                                                    | $T_{CLKMPWL}$   | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock period                                                            | $T_{PLCY}$      | 4     |      | 4     |      | ns   |
| Read pipeline clock minimum pulse width high                                          | $T_{PLCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock minimum pulse width low                                           | $T_{PLCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Read access time with pipeline register                                               | $T_{CLK2Q}$     |       | 0.27 |       | 0.31 | ns   |
| Read access time without pipeline register                                            |                 |       | 1.75 |       | 2.06 | ns   |
| Read address setup time in synchronous mode                                           | $T_{ADDRSU}$    | 0.301 |      | 0.354 |      | ns   |
| Read address setup time in asynchronous mode                                          |                 | 1.931 |      | 2.272 |      | ns   |
| Read address hold time in synchronous mode                                            | $T_{ADDRHD}$    | 0.121 |      | 0.142 |      | ns   |
| Read address hold time in asynchronous mode                                           |                 | -0.65 |      | -0.76 |      | ns   |
| Read enable setup time                                                                | $T_{RDENSU}$    | 0.278 |      | 0.327 |      | ns   |
| Read enable hold time                                                                 | $T_{RDENHD}$    | 0.057 |      | 0.067 |      | ns   |
| Read block select setup time                                                          | $T_{BLKSU}$     | 1.839 |      | 2.163 |      | ns   |
| Read block select hold time                                                           | $T_{BLKHD}$     | -0.65 |      | -0.77 |      | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |       | 2.09 |       | 2.46 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.02 |      | -0.03 |      | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 | 0.046 |      | 0.054 |      | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507 |      | 0.597 |      | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 | 0.236 |      | 0.278 |      | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |       | 0.83 |       | 0.98 | ns   |
| Read synchronous reset setup time                                                     | $T_{SRSTSU}$    | 0.271 |      | 0.319 |      | ns   |
| Read synchronous reset hold time                                                      | $T_{SRSTHD}$    | 0.061 |      | 0.071 |      | ns   |
| Write clock period                                                                    | $T_{CCY}$       | 4     |      | 4     |      | ns   |
| Write clock minimum pulse width high                                                  | $T_{CCLKMPWH}$  | 1.8   |      | 1.8   |      | ns   |
| Write clock minimum pulse width low                                                   | $T_{CCLKMPWL}$  | 1.8   |      | 1.8   |      | ns   |
| Write block setup time                                                                | $T_{BLKCSU}$    | 0.404 |      | 0.476 |      | ns   |
| Write block hold time                                                                 | $T_{BLKCHD}$    | 0.007 |      | 0.008 |      | ns   |
| Write input data setup time                                                           | $T_{DINCSU}$    | 0.101 |      | 0.118 |      | ns   |
| Write input data hold time                                                            | $T_{DINCHD}$    | 0.137 |      | 0.161 |      | ns   |
| Write address setup time                                                              | $T_{ADDRCSU}$   | 0.088 |      | 0.104 |      | ns   |

### 2.3.14 Math Block Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC math block supports 18×18 signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently. The following table lists the math blocks with all registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 268 • Math Blocks with all Registers Used**

| Parameter                           | Symbol          | –1     |       | –Std   |       | Unit |
|-------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                     |                 | Min    | Max   | Min    | Max   |      |
| Input, control register setup time  | $T_{MISU}$      | 0.149  |       | 0.176  |       | ns   |
| Input, control register hold time   | $T_{MIHD}$      | 1.68   |       | 1.976  |       | ns   |
| CDIN input setup time               | $T_{MOCDINSU}$  | 0.185  |       | 0.218  |       | ns   |
| CDIN input hold time                | $T_{MOCDINHHD}$ | 0.08   |       | 0.094  |       | ns   |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | –0.419 |       | –0.493 |       | ns   |
| Synchronous reset/enable hold time  | $T_{MSRSTENHD}$ | 0.011  |       | 0.013  |       | ns   |
| Asynchronous reset removal time     | $T_{MARSTREM}$  | 0      |       | 0      |       | ns   |
| Asynchronous reset recovery time    | $T_{MARSTREC}$  | 0.088  |       | 0.104  |       | ns   |
| Output register clock to out delay  | $T_{MOCQ}$      |        | 0.232 |        | 0.273 | ns   |
| CLK minimum period                  | $T_{MCLKMP}$    | 2.245  |       | 2.641  |       | ns   |

The following table lists the math blocks with input bypassed and output registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 269 • Math Block with Input Bypassed and Output Registers Used**

| Parameter                           | Symbol          | –1     |       | –Std   |       | Unit |
|-------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                     |                 | Min    | Max   | Min    | Max   |      |
| Output register setup time          | $T_{MOSU}$      | 2.294  |       | 2.699  |       | ns   |
| Output register hold time           | $T_{MOHD}$      | 1.68   |       | 1.976  |       | ns   |
| CDIN input setup time               | $T_{MOCDINSU}$  | 0.115  |       | 0.136  |       | ns   |
| CDIN input hold time                | $T_{MOCDINHHD}$ | –0.444 |       | –0.522 |       | ns   |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | –0.419 |       | –0.493 |       | ns   |
| Synchronous reset/enable hold time  | $T_{MSRSTENHD}$ | 0.011  |       | 0.013  |       | ns   |
| Asynchronous reset removal time     | $T_{MARSTREM}$  | 0      |       | 0      |       | ns   |
| Asynchronous reset recovery time    | $T_{MARSTREC}$  | 0.014  |       | 0.017  |       | ns   |
| Output register clock to out delay  | $T_{MOCQ}$      |        | 0.232 |        | 0.273 | ns   |
| CLK minimum period                  | $T_{MCLKMP}$    | 2.179  |       | 2.563  |       | ns   |

**Table 276 • Cryptographic Block Characteristics (continued)**

| Service                  | Conditions | Timing | Unit |
|--------------------------|------------|--------|------|
| SHA256                   | 512 bits   | 540    | kbps |
|                          | 1024 bits  | 780    | kbps |
|                          | 2048 bits  | 950    | kbps |
|                          | 24 kbits   | 1140   | kbps |
| HMAC                     | 512 bytes  | 820    | kbps |
|                          | 1024 bytes | 890    | kbps |
|                          | 2048 bytes | 930    | kbps |
|                          | 24 kbytes  | 980    | kbps |
| KeyTree                  |            | 1.8    | ms   |
| Challenge-response       | PUF = OFF  | 25     | ms   |
|                          | PUF = ON   | 7      | ms   |
| ECC point multiplication |            | 590    | ms   |
| ECC point addition       |            | 8      | ms   |

1. Using cypher block chaining (CBC) mode.

## 2.3.19 Crystal Oscillator

The following table describes the electrical characteristics of the crystal oscillator in the IGLOO2 FPGA and SmartFusion2 SoC FPGAs.

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)**

| Parameter                                   | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                                |
|---------------------------------------------|------------|---------------------|-------|---------------------|------|------------------------------------------|
| Operating frequency                         | FXTAL      |                     | 20    |                     | MHz  |                                          |
| Accuracy                                    | ACCXTAL    |                     |       | 0.0047              | %    | 005, 010, 025, 050, 060, and 090 devices |
|                                             |            |                     |       | 0.0058              | %    | 150 devices                              |
| Output duty cycle                           | CYCXTAL    |                     | 49–51 | 47–53               | %    |                                          |
| Output period jitter (peak to peak)         | JITPERXTAL |                     | 200   | 300                 | ps   |                                          |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL |                     | 200   | 300                 | ps   | 010, 025, 050, and 060 devices           |
|                                             |            |                     | 250   | 410                 | ps   | 150 devices                              |
|                                             |            |                     | 250   | 550                 | ps   | 005 and 090 devices                      |
| Operating current                           | IDYNXTAL   |                     | 1.5   |                     | mA   | 010, 050, and 060 devices                |
|                                             |            |                     | 1.65  |                     | mA   | 005, 025, 090, and 150 devices           |
| Input logic level high                      | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                          |
| Input logic level low                       | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                          |

### 2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification**

| Parameter                                                      | Min   | Typ | Max  | Unit          | Conditions                                                                  |
|----------------------------------------------------------------|-------|-----|------|---------------|-----------------------------------------------------------------------------|
| Clock conditioning circuitry input frequency $F_{IN\_CCC}$     | 1     |     | 200  | MHz           | All CCC                                                                     |
|                                                                | 0.032 |     | 200  | MHz           | 32 kHz capable CCC                                                          |
| Clock conditioning circuitry output frequency $F_{OUT\_CCC}^1$ | 0.078 |     | 400  | MHz           |                                                                             |
| PLL VCO frequency <sup>2</sup>                                 | 500   |     | 1000 | MHz           |                                                                             |
| Delay increments in programmable delay blocks                  |       | 75  | 100  | ps            |                                                                             |
| Number of programmable values in each programmable delay block |       |     | 64   |               |                                                                             |
| Acquisition time                                               |       | 70  | 100  | $\mu\text{s}$ | $F_{IN} \geq 1\text{ MHz}$                                                  |
|                                                                |       | 1   | 16   | ms            | $F_{IN} = 32\text{ kHz}$                                                    |
| Input duty cycle (reference clock)                             |       |     |      |               | Internal Feedback                                                           |
|                                                                | 10    |     | 90   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 25    |     | 75   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 100\text{ MHz}$                        |
|                                                                | 35    |     | 65   | %             | $100\text{ MHz} \leq F_{IN\_CCC} \leq 150\text{ MHz}$                       |
|                                                                | 45    |     | 55   | %             | $150\text{ MHz} \leq F_{IN\_CCC} \leq 200\text{ MHz}$                       |
|                                                                |       |     |      |               | External Feedback (CCC, FPGA, Off-chip)                                     |
|                                                                | 25    |     | 75   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|                                                                | 35    |     | 65   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 35\text{ MHz}$                         |
|                                                                | 45    |     | 55   | %             | $35\text{ MHz} \leq F_{IN\_CCC} \leq 50\text{ MHz}$                         |
|                                                                | 48    |     | 52   | %             | 050 devices $F_{OUT} \leq 400\text{ MHz}$                                   |
|                                                                | 48    |     | 52   | %             | 005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$                        |
|                                                                | 46    |     | 54   | %             | 005, 010, and 025 devices $350\text{ MHz} \leq F_{out} \leq 400\text{ MHz}$ |
| Output duty cycle                                              | 48    |     | 52   | %             | 060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$                           |
|                                                                | 44    |     | 52   | %             | 060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$       |
|                                                                | 48    |     | 52   | %             | 150 devices $F_{OUT} \leq 120\text{ MHz}$                                   |
|                                                                | 45    |     | 52   | %             | 150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$               |
| <b>Spread Spectrum Characteristics</b>                         |       |     |      |               |                                                                             |
| Modulation frequency range                                     | 25    | 35  | 50   | k             |                                                                             |
| Modulation depth range                                         | 0     |     | 1.5  | %             |                                                                             |
| Modulation depth control                                       |       | 0.5 |      | %             |                                                                             |

## 2.3.22 JTAG

**Table 284 • JTAG 1532 for 005, 010, 025, and 050 Devices**

| Parameter                   | Symbol        | 005   |       | 010   |       | 025   |       | 050   |       | Unit |
|-----------------------------|---------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
|                             |               | –1    | –Std  | –1    | –Std  | –1    | –Std  | –1    | –Std  |      |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 7.47  | 8.79  | 7.73  | 9.09  | 7.75  | 9.12  | 7.89  | 9.28  | ns   |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 7.65  | 9     | 6.43  | 7.56  | 6.13  | 7.21  | 7.40  | 8.70  | ns   |
| Test data input setup time  | $T_{DISU}$    | –1.05 | –0.89 | –0.69 | –0.59 | –0.67 | –0.57 | –0.30 | –0.25 | ns   |
| Test data input hold time   | $T_{DIHD}$    | 2.38  | 2.8   | 2.38  | 2.8   | 2.42  | 2.85  | 2.09  | 2.45  | ns   |
| Test mode select setup time | $T_{TMSSU}$   | –0.73 | –0.62 | –1.03 | –1.21 | –1.1  | –0.94 | 0.28  | 0.33  | ns   |
| Test mode select hold time  | $T_{TMDHD}$   | 1.36  | 1.6   | 1.43  | 1.68  | 1.93  | 2.27  | 0.16  | 0.19  | ns   |
| ResetB removal time         | $T_{TRSTREM}$ | –0.77 | –0.65 | –1.08 | –0.92 | –1.33 | –1.13 | –0.45 | –0.38 | ns   |
| ResetB recovery time        | $T_{TRSTREC}$ | –0.76 | –0.65 | –1.07 | –0.91 | –1.34 | –1.14 | –0.45 | –0.38 | ns   |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25    | 21.25 | 25    | 21.25 | 25    | 21.25 | 25.00 | 21.25 | MHz  |

**Table 285 • JTAG 1532 for 060, 090, and 150 Devices**

| Parameter                   | Symbol        | 060   |       | 090   |       | 150   |       | Unit |
|-----------------------------|---------------|-------|-------|-------|-------|-------|-------|------|
|                             |               | –1    | –Std  | –1    | –Std  | –1    | –Std  |      |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 8.38  | 9.86  | 8.96  | 10.54 | 8.66  | 10.19 | ns   |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 8.54  | 10.04 | 7.75  | 9.12  | 8.79  | 10.34 | ns   |
| Test data input setup time  | $T_{DISU}$    | –1.18 | –1    | –1.31 | –1.11 | –0.96 | –0.82 | ns   |
| Test data input hold time   | $T_{DIHD}$    | 2.52  | 2.97  | 2.68  | 3.15  | 2.57  | 3.02  | ns   |
| Test mode select setup time | $T_{TMSSU}$   | –0.97 | –0.83 | –1.02 | –0.87 | –0.53 | –0.45 | ns   |
| Test mode select hold time  | $T_{TMDHD}$   | 1.7   | 2     | 1.67  | 1.96  | 1.02  | 1.2   | ns   |
| ResetB removal time         | $T_{TRSTREM}$ | –1.21 | –1.03 | –0.76 | –0.65 | –1.03 | –0.88 | ns   |
| ResetB recovery time        | $T_{TRSTREC}$ | –1.21 | –1.03 | –0.77 | –0.65 | –1.03 | –0.88 | ns   |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25    | 21.25 | 25    | 21.25 | 25    | 21.25 | MHz  |

## 2.3.23 System Controller SPI Characteristics

**Table 293 • Flash\*Freeze Entry and Exit Times (continued)**

| Parameter                                                  | Symbol   | Entry/Exit Timing<br>FCLK = 100MHz     |     | Entry/Exit<br>Timing<br>FCLK = 3 MHz | Unit | Conditions                                                                 |
|------------------------------------------------------------|----------|----------------------------------------|-----|--------------------------------------|------|----------------------------------------------------------------------------|
|                                                            |          | 005, 010, 025,<br>060, 090, and<br>150 | 050 | All Devices                          |      |                                                                            |
| Exit time with respect to the fabric PLL lock <sup>1</sup> | TFF_EXIT | 1.5                                    | 1.5 | 1.5                                  | ms   | eNVM and MSS/HPMS PLL = ON during F*F                                      |
|                                                            |          | 1.5                                    | 1.5 | 1.5                                  | ms   | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit |
| Exit time with respect to the fabric buffer output         | TFF_EXIT | 21                                     | 15  | 21                                   | μs   | eNVM and MSS/HPMS PLL = ON during F*F                                      |
|                                                            |          | 65                                     | 55  | 65                                   | μs   | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit |

1. PLL Lock Delay set to 1024 cycles (default).

## 2.3.28 DDR Memory Interface Characteristics

The following table lists the DDR memory interface characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 294 • DDR Memory Interface Characteristics**

| Standard | Supported Data Rate |     | Unit |
|----------|---------------------|-----|------|
|          | Min                 | Max |      |
| DDR3     | 667                 | 667 | Mbps |
| DDR2     | 667                 | 667 | Mbps |
| LPDDR    | 50                  | 400 | Mbps |

## 2.3.29 SFP Transceiver Characteristics

IGLOO2 and SmartFusion2 SerDes complies with small form-factor pluggable (SFP) requirements as specified in SFP INF-80741. The following table provides the electrical characteristics.

The following table lists the SFP transceiver electrical characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 295 • SFP Transceiver Electrical Characteristics**

| Pin                | Direction | Differential Peak-Peak Voltage |      | Unit |
|--------------------|-----------|--------------------------------|------|------|
|                    |           | Min                            | Max  |      |
| RD+/- <sup>1</sup> | Output    | 1600                           | 2400 | mV   |
| TD+/- <sup>2</sup> | Input     | 350                            | 2400 | mV   |

1. Based on default SerDes transmitter settings for PCIe Gen1. Lower amplitudes are available through programming changes to TX\_AMP setting.
2. Based on Input Voltage Common-Mode (VICM) = 0 V. Requires AC Coupling.

The following table lists the receiver pa in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 297 • Receiver Parameters**

| Symbol               | Description                                                           | Min   | Typ   | Max   | Unit          |
|----------------------|-----------------------------------------------------------------------|-------|-------|-------|---------------|
| VRX-IN-PP-CC         | Differential input peak-to-peak sensitivity (2.5 Gbps)                | 0.238 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity (2.5 Gbps, de-emphasized) | 0.219 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity (5.0 Gbps)                | 0.300 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity (5.0 Gbps, de-emphasized) | 0.300 |       | 1.2   | V             |
| VRX-CM-AC-P          | Input common mode range (AC coupled)                                  |       |       | 150   | mV            |
| ZRX-DIFF-DC          | Differential input termination                                        | 80    | 100   | 120   | $\Omega$      |
| REXT                 | External calibration resistor                                         | 1,188 | 1,200 | 1,212 | $\Omega$      |
| CDR-LOCK-RST         | CDR relock time from reset                                            |       |       | 15    | $\mu\text{s}$ |
| RLRX-DIFF            | Return loss differential mode (2.5 Gbps)                              | -10   |       |       | dB            |
|                      | Return loss differential mode (5.0 Gbps)                              |       |       |       |               |
|                      | 0.05 GHz to 1.25 GHz                                                  | -10   |       |       | dB            |
|                      | 1.25 GHz to 2.5 GHz                                                   | -8    |       |       | dB            |
| RLRX-CM              | Return loss common mode (2.5 Gbps, 5.0 Gbps)                          | -6    |       |       | dB            |
| RX-CID <sup>1</sup>  | CID limit PCIe Gen1/2                                                 |       |       | 200   | UI            |
| VRX-IDLE-DET-DIFF-PP | Signal detect limit                                                   | 65    |       | 175   | mV            |

1. AC-coupled, BER =  $e^{-12}$ , using synchronous clock.

**Table 298 • SerDes Protocol Compliance**

| Protocol     | Maximum Data Rate (Gbps) | -1  | -Std |
|--------------|--------------------------|-----|------|
| PCIe Gen 1   | 2.5                      | Yes | Yes  |
| PCIe Gen 2   | 5.0                      | Yes |      |
| XAUI         | 3.125                    | Yes |      |
| Generic EPCS | 3.2                      | Yes |      |
| Generic EPCS | 2.5                      | Yes | Yes  |

The following table lists the SerDes reference clock AC specifications in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 299 • SerDes Reference Clock AC Specifications**

| Parameter                       | Symbol        | Min  | Max  | Unit |
|---------------------------------|---------------|------|------|------|
| Reference clock frequency       | $F_{REFCLK}$  | 100  | 160  | MHz  |
| Reference clock rise time       | $T_{RISE}$    | 0.6  | 4    | V/ns |
| Reference clock fall time       | $T_{FALL}$    | 0.6  | 4    | V/ns |
| Reference clock duty cycle      | $T_{CYC}$     | 40   | 60   | %    |
| Reference clock mismatch        | $M_{MREFCLK}$ | -300 | 300  | ppm  |
| Reference spread spectrum clock | $SSC_{ref}$   | 0    | 5000 | ppm  |

**Table 300 • HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)**

| Parameter                                      | Symbol      | Min   | Typ | Max   | Unit |
|------------------------------------------------|-------------|-------|-----|-------|------|
| <b>Recommended DC Operating Conditions</b>     |             |       |     |       |      |
| Supply voltage                                 | $V_{DDI}$   | 2.375 | 2.5 | 2.625 | V    |
| <b>HCSL DC Input Voltage Specification</b>     |             |       |     |       |      |
| DC Input voltage                               | $V_I$       | 0     |     | 2.625 | V    |
| <b>HCSL Differential Voltage Specification</b> |             |       |     |       |      |
| Input common mode voltage                      | $V_{ICM}$   | 0.05  |     | 2.4   | V    |
| Input differential voltage                     | $V_{IDIFF}$ | 100   |     | 1100  | mV   |

**Table 301 • HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only)**

| Parameter                             | Symbol    | Min | Typ | Max | Unit     |
|---------------------------------------|-----------|-----|-----|-----|----------|
| <b>HCSL AC Specifications</b>         |           |     |     |     |          |
| Maximum data rate (for MSIO I/O bank) | $F_{MAX}$ |     |     | 350 | Mbps     |
| <b>HCSL Impedance Specifications</b>  |           |     |     |     |          |
| Termination resistance                | $R_t$     |     | 100 |     | $\Omega$ |

## 2.3.31 SmartFusion2 Specifications

### 2.3.31.1 MSS Clock Frequency

The following table lists the maximum frequency for MSS main clock in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 302 • Maximum Frequency for MSS Main Clock**

| Symbol | Description                              | -1  | -Std | Unit |
|--------|------------------------------------------|-----|------|------|
| M3_CLK | Maximum frequency for the MSS main clock | 166 | 142  | MHz  |

## 2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 308 • MMUART Characteristics**

| Parameter       | Description                                          | –1     | –Std  | Unit |
|-----------------|------------------------------------------------------|--------|-------|------|
| FMMUART_REF_CLK | Internally sourced MMUART reference clock frequency. | 166    | 142   | MHz  |
| BAUDMMUARTTx    | Maximum transmit baud rate                           | 10.375 | 8.875 | Mbps |
| BAUDMMUARTRx    | Maximum receive baud rate                            | 10.375 | 8.875 | Mbps |

## 2.3.35 IGLOO2 Specifications

### 2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 309 • Maximum Frequency for HPMS Main Clock**

| Symbol   | Description                               | –1  | –Std | Unit |
|----------|-------------------------------------------|-----|------|------|
| HPMS_CLK | Maximum frequency for the HPMS main clock | 166 | 142  | MHz  |

### 2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_0\_CLK. For timing parameter definitions, see Figure 23, page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 310 • SPI Characteristics for All Devices**

| Symbol  | Description                                  | Min  | Typ | Max | Unit | Conditions |
|---------|----------------------------------------------|------|-----|-----|------|------------|
| SPIFMAX | Maximum operating frequency of SPI interface |      |     | 20  | MHz  |            |
| sp1     | SPI_[0 1]_CLK minimum period                 |      |     |     |      |            |
|         | SPI_[0 1]_CLK = PCLK/2                       | 12   |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/4                       | 24.1 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/8                       | 48.2 |     |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/16                      | 0.1  |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/32                      | 0.19 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/64                      | 0.39 |     |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/128                     | 0.77 |     |     | μs   |            |