

Welcome to [E-XFL.COM](#)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	ARM® Cortex®-M3
Flash Size	128KB
RAM Size	64KB
Peripherals	-
Connectivity	CANbus, Ethernet, I²C, SPI, UART/USART, USB
Speed	166MHz
Primary Attributes	FPGA - 5K Logic Modules
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LFBGA
Supplier Device Package	256-FPBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2s005-vf256



Power Matters.[™]

Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com
www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Figures

Figure 1	High Temperature Data Retention (HTR)	9
Figure 2	Timing Model	15
Figure 3	Input Buffer AC Loading	17
Figure 4	Output Buffer AC Loading	18
Figure 5	Tristate Buffer for Enable Path Test Point	19
Figure 6	Timing Model for Input Register	65
Figure 7	I/O Register Input Timing Diagram	66
Figure 8	Timing Model for Output/Enable Register	68
Figure 9	I/O Register Output Timing Diagram	69
Figure 10	Input DDR Module	70
Figure 11	Input DDR Timing Diagram	71
Figure 12	Output DDR Module	73
Figure 13	Output DDR Timing Diagram	74
Figure 14	LUT-4	75
Figure 15	Sequential Module	76
Figure 16	Sequential Module Timing Diagram	77
Figure 17	Power-up to Functional Timing Diagram for SmartFusion2	115
Figure 18	Power-up to Functional Timing Diagram for IGLOO2	116
Figure 19	DEVRST_N to Functional Timing Diagram for SmartFusion2	117
Figure 20	DEVRST_N to Functional Timing Diagram for IGLOO2	119
Figure 21	I2C Timing Parameter Definition	125
Figure 22	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	128
Figure 23	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	131

- For flash programming and retention maximum limits, see Table 5, page 7. For recommended operating conditions, see Table 4, page 6.

Table 4 • Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Operating junction temperature	T _J	0	25	85	°C	Commercial
		-40	25	100	°C	Industrial
Programming junction temperatures ¹	T _J	0	25	85	°C	Commercial
		-40	25	100	°C	Industrial
DC core supply voltage. Must always power this pin.	V _{DD}	1.14	1.2	1.26	V	
Power supply for charge pumps (for normal operation and programming) for the 005, 010, 025, 050, 060 devices	V _{PP}	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Power supply for charge pumps (for normal operation and programming) for the 090 and 150 devices	V _{PP}	3.15	3.3	3.45	V	3.3 V range
Analog power pad for MDDR PLL	MSS_MDDR_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for MDDR PLL	HPMS_MDDR_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for FDDR PLL	FDDR_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for MDDR PLL	PLL0_PLL1_MSS_MDDR_V DDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for MDDR PLL	PLL0_PLL1_HPMS_MDDR_ VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power pad for PLL0 to PLL5	CCC_XX[01]_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
High supply voltage for PLL SerDes[01]	SERDES_[01]_PLL_VDDA	2.375	2.5	2.625	V	2.5 V range
		3.15	3.3	3.45	V	3.3 V range
Analog power for SerDes[01] PLL Lane 0 to Lane 3. This is a 2.5 V SerDes internal PLL supply.	SERDES_[01]_L[0123]_VD DAPLL	2.375	2.5	2.625	V	
TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply.	SERDES_[01]_L[0123]_VD DAIO	1.14	1.2	1.26	V	
PCIe/PCS power supply	SERDES_[01]_VDD	1.14	1.2	1.26	V	
1.2 V DC supply voltage	V _{DD1x}	1.14	1.2	1.26	V	
1.5 V DC supply voltage	V _{DD1x}	1.425	1.5	1.575	V	
1.8 V DC supply voltage	V _{DD1x}	1.71	1.8	1.89	V	
2.5 V DC supply voltage	V _{DD1x}	2.375	2.5	2.625	V	

The following table lists the embedded operating flash limits.

Table 6 • Embedded Operating Flash Limits

Product Grade	Element	Programming Temperature	Maximum Operating Temperature	Programming Cycles	Retention (Biased/Unbiased)
Commercial	Embedded flash	Min $T_J = 0^\circ\text{C}$	Min $T_J = 0^\circ\text{C}$	< 1000 cycles per page, up to two million cycles per eNVM array	20 years
		Max $T_J = 85^\circ\text{C}$	Max $T_J = 85^\circ\text{C}$	Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$	< 10000 cycles per page, up to 20 million cycles per eNVM array
Industrial	Embedded flash	Min $T_J = -40^\circ\text{C}$	Min $T_J = -40^\circ\text{C}$	< 1000 cycles per page, up to two million cycles per eNVM array	20 years
		Max $T_J = 100^\circ\text{C}$	Max $T_J = 100^\circ\text{C}$	Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$	< 10000 cycles per page, up to 20 million cycles per eNVM array

Note: If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.


Table 7 • Device Storage Temperature and Retention

Product Grade	Storage Temperature (T_{stg})	Retention
Commercial	Min $T_J = 0^\circ\text{C}$ Max $T_J = 85^\circ\text{C}$	20 years
Industrial	Min $T_J = -40^\circ\text{C}$ Max $T_J = 100^\circ\text{C}$	20 years

Table 8 • High Temperature Data Retention (HTR) Lifetime

T_J (C)	HTR Lifetime ¹ (yrs)
90	20.5
95	20.5
100	20.5
105	17.0
110	15.0
115	13.0
120	11.5
125	10.0
130	8.0
135	6.0
140	4.5
145	3.0
150	1.5

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

Figure 1 • High Temperature Data Retention (HTR)

2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to -1.0 V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to $V_{CC1} + 1.0\text{ V}$ for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

Note: The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \quad EQ\ 1$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \quad EQ\ 2$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \quad EQ\ 3$$

Table 58 • LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank

Output Drive Selection	Slew Control	T _{DP}		T _{ZL}		T _{ZH}		T _{HZ} ¹		T _{LZ} ¹		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	3.441	4.047	4.165	4.9	4.413	5.192	4.891	5.755	5.138	6.044	ns
4 mA	Slow	3.218	3.786	3.642	4.284	3.941	4.636	5.665	6.665	5.568	6.551	ns
6 mA	Slow	3.141	3.694	3.501	4.118	3.823	4.498	6.587	7.75	6.032	7.096	ns
8 mA	Slow	3.165	3.723	3.319	3.904	3.654	4.298	6.898	8.115	6.216	7.313	ns
10 mA	Slow	3.202	3.767	3.278	3.857	3.616	4.254	7.25	8.529	6.435	7.571	ns
12 mA	Slow	3.277	3.855	3.175	3.736	3.519	4.139	7.392	8.697	6.538	7.692	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

Table 59 • LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank

Output Drive Selection	Slew Control	T _{DP}		T _{ZL}		T _{ZH}		T _{HZ} ¹		T _{LZ} ¹		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	2.725	3.206	3.316	3.901	3.484	4.099	5.204	6.123	4.997	5.88	ns
4 mA	Slow	2.242	2.638	2.777	3.267	2.947	3.466	5.729	6.74	5.448	6.41	ns
6 mA	Slow	1.995	2.347	2.466	2.901	2.63	3.094	6.372	7.496	5.987	7.043	ns
8 mA	Slow	2.001	2.354	2.44	2.87	2.6	3.058	6.633	7.804	6.193	7.286	ns
10 mA	Slow	2.025	2.382	2.312	2.719	2.47	2.906	6.94	8.165	6.412	7.544	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

2.3.5.9 1.5 V LVC MOS

LVC MOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

Minimum and Maximum DC/AC Input and Output Levels Specification

Table 60 • LVC MOS 1.5 V DC Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DDI}	1.425	1.5	1.575	V

Table 61 • LVC MOS 1.5 V DC Input Voltage Specification

Parameter	Symbol	Min	Max	Unit
DC input logic high for (MSIOD and DDRIO I/O banks)	V _{IH} (DC)	0.65 × V _{DDI}	1.575	V
DC input logic high (for MSIO I/O bank)	V _{IH} (DC)	0.65 × V _{DDI}	3.45	V
DC input logic low	V _{IL} (DC)	-0.3	0.35 × V _{DDI}	V
Input current high ¹	I _{IH} (DC)			-
Input current low ¹	I _{IL} (DC)			-

1. See Table 24, page 22.

Table 72 • LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)

Output Drive Selection	Slew Control	T _{DP}		T _{ZL}		T _{ZH}		T _{HZ} ¹		T _{LZ} ¹	
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	Unit
2 mA	Slow	2.735	3.218	3.371	3.966	3.618	4.257	6.03	7.095	5.705	6.712 ns
4 mA	Slow	2.426	2.854	2.992	3.521	3.221	3.79	6.738	7.927	6.298	7.41 ns
6 mA	Slow	2.433	2.862	2.81	3.306	3.031	3.566	7.123	8.38	6.596	7.76 ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

2.3.5.10 1.2 V LVC MOS

LVC MOS 1.2 is a general standard for 1.2 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-12A.

Minimum and Maximum DC/AC Input and Output Levels Specification

Table 73 • LVC MOS 1.2 V DC Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DDI}	1.140	1.2	1.26	V

Table 74 • LVC MOS 1.2 V DC Input Voltage Specification

Parameter	Symbol	Min	Max	Unit
DC input logic high (for MSIOD and DDRIO I/O banks)	V _{IH} (DC)	0.65 × V _{DDI}	1.26	V
DC input logic high (for MSIO I/O bank)	V _{IH} (DC)	0.65 × V _{DDI}	3.45	V
DC input logic low	V _{IL} (DC)	-0.3	0.35 × V _{DDI}	V
Input current high ¹	I _{IH} (DC)			
Input current low ¹	I _{IL} (DC)			

1. See Table 24, page 22.

Table 75 • LVC MOS 1.2 V DC Output Voltage Specification

Parameter	Symbol	Min	Max	Unit
DC output logic high	V _{OH}	V _{DDI} × 0.75		V
DC output logic low	V _{OL}		V _{DDI} × 0.25	V

Table 76 • LVC MOS 1.2 V Minimum and Maximum AC Switching Speed

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	D _{MAX}	200	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIO I/O bank)	D _{MAX}	120	Mbps	AC loading: 17 pF load, maximum drive/slew
Maximum data rate (for MSIOD I/O bank)	D _{MAX}	160	Mbps	AC loading: 17 pF load, maximum drive/slew

Table 77 • LVC MOS 1.2 V AC Calibrated Impedance Option

Parameter	Symbol	Typ	Unit
Supported output driver calibrated impedance (for DDRIO I/O bank)	RODT_CAL	75, 60, 50, 40	Ω

Table 78 • LVC MOS 1.2 V AC Test Parameter Specifications

Parameter	Symbol	Typ	Unit
Measuring/trip point	V _{TRIP}	0.6	V
Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	R _{ENT}	2K	Ω
Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	C _{ENT}	5	pF
Capacitive loading for data path (T _{DP})	C _{LOAD}	5	pF

Table 79 • LVC MOS 1.2 V Transmitter Drive Strength Specifications

Output Drive Selection			V _{OH} (V)	V _{OL} (V)	I _{OH} (at V _{OH}) mA	I _{OL} (at V _{OL}) mA
	MSIO I/O Bank	MSIOD I/O Bank	DDRIO I/O Bank	Min	Max	
2 mA	2 mA	2 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	2	2
4 mA	4 mA	4 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	4	4
		6 mA	V _{DDI} × 0.75	V _{DDI} × 0.25	6	6

Note: For a detailed I/V curve, use the corresponding IBIS models:
www.microsemi.com/soc/download/ibis/default.aspx.

AC Switching Characteristics

Worst commercial-case conditions: T_J = 85 °C, V_{DD} = 1.14 V, V_{DDI} = 1.14 V

Table 80 • LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)

On-Die Termination (ODT)	T _{PY}		T _{PYS}		Unit
	-1	-Std	-1	-Std	
None	2.448	2.88	2.466	2.901	ns

Table 81 • LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)

On-Die Termination ODT)	T _{PY}		T _{PYS}		Unit
	-1	-Std	-1	-Std	
None	4.714	5.545	4.675	5.5	ns
50	6.668	7.845	6.579	7.74	ns
75	5.832	6.862	5.76	6.777	ns
150	5.162	6.073	5.111	6.014	ns

Table 95 • HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only

Parameter	Symbol	Min	Max	Unit
HSTL Class I				
DC output logic high	V_{OH}	$V_{DDI} - 0.4$		V
DC output logic low	V_{OL}		0.4	V
Output minimum source DC current (MSIO and DDRIO I/O banks)	I_{OH} at V_{OH}	-8.0		mA
Output minimum sink current (MSIO and DDRIO I/O banks)	I_{OL} at V_{OL}	8.0		mA
HSTL Class II				
DC output logic high	V_{OH}	$V_{DDI} - 0.4$		V
DC output logic low	V_{OL}		0.4	V
Output minimum source DC current	I_{OH} at V_{OH}	-16.0		mA
Output minimum sink current	I_{OL} at V_{OL}	16.0		mA

Table 96 • HSTL DC Differential Voltage Specification

Parameter	Symbol	Min	Max	Unit
DC input differential voltage	V_{ID} (DC)	0.2		V

Table 97 • HSTL AC Differential Voltage Specifications

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	V_{DIFF}	0.4		V
AC differential cross point voltage	V_x	0.68	0.9	V

Table 98 • HSTL Minimum and Maximum AC Switching Speed

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	D_{MAX}	400	Mbps	AC loading: per JEDEC specifications

Table 99 • HSTL Impedance Specification

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance (for DDRIO I/O bank)	R_{REF}	25.5, 47.8	Ω	Reference resistance = 191 Ω
Effective impedance value (ODT for DDRIO I/O bank only)	R_{TT}	47.8	Ω	Reference resistance = 191 Ω

Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	V_{DIFF}	$0.6 \times V_{\text{DDI}}$		V
AC differential cross point voltage	V_x	$0.4 \times V_{\text{DDI}}$	$0.6 \times V_{\text{DDI}}$	V

Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	D_{MAX}	400	Mbps	AC loading: per JEDEC specifications

Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	R_{REF}	20, 42	Ω	Reference resistor = 150 Ω
Effective impedance value (ODT)	R_{TT}	50, 70, 150	Ω	Reference resistor = 150 Ω

Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V_{TRIP}	0.9	V
Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ})	R_{ENT}	2K	Ω
Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ})	C_{ENT}	5	pF
Reference resistance for data test path for LPDDR (T_{DP})	RTT_{TEST}	50	Ω
Capacitive loading for data path (T_{DP})	C_{LOAD}	5	Ω

AC Switching CharacteristicsWorst-case commercial conditions: $T_J = 85^{\circ}\text{C}$, $V_{\text{DD}} = 1.14$ V, worst-case V_{DDI} .**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

On-Die Termination (ODT)	T_{PY}		
	-1	-Std	Unit
Pseudo differential	None	1.568	1.845 ns
True differential	None	1.588	1.869 ns

Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)

	T_{DP}	T_{ENZL}		T_{ENZH}		T_{ENHZ}		T_{ENLZ}		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	
Single-ended	2.383	2.804	2.23	2.623	2.229	2.622	2.202	2.591	2.201	2.59 ns
Differential	2.396	2.819	2.764	3.252	2.764	3.252	2.255	2.653	2.255	2.653 ns

Table 221 • Input DDR Propagation Delays (continued)

Symbol	Description	Measuring Nodes (from, to)	-1	-Std	Unit
T _{DDRIWAL}	Asynchronous load minimum pulse width for input DDR	F, F	0.304	0.357	ns
T _{DDRICKMPWH}	Clock minimum pulse width high for input DDR	B, B	0.075	0.088	ns
T _{DDRICKMPWL}	Clock minimum pulse width low for input DDR	B, B	0.159	0.187	ns

2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See [UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide](#) for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 225 • 150 Device Global Resource

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	T_{RCKL}	0.83	0.911	0.831	0.913	ns
Input high delay for global clock	T_{RCKH}	1.457	1.588	1.715	1.869	ns
Maximum skew for global clock	T_{RCKSW}		0.131		0.154	ns

The following table lists the 090 device global resources in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 226 • 090 Device Global Resource

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	T_{RCKL}	0.835	0.888	0.833	0.886	ns
Input high delay for global clock	T_{RCKH}	1.405	1.489	1.654	1.752	ns
Maximum skew for global clock	T_{RCKSW}		0.084		0.098	ns

The following table lists the 050 device global resources in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 227 • 050 Device Global Resource

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	T_{RCKL}	0.827	0.897	0.826	0.896	ns
Input high delay for global clock	T_{RCKH}	1.419	1.53	1.671	1.8	ns
Maximum skew for global clock	T_{RCKSW}		0.111		0.129	ns

The following table lists the 025 device global resources in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 228 • 025 Device Global Resource

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input low delay for global clock	T_{RCKL}	0.747	0.799	0.745	0.797	ns
Input high delay for global clock	T_{RCKH}	1.294	1.378	1.522	1.621	ns
Maximum skew for global clock	T_{RCKSW}		0.084		0.099	ns

Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 (continued)

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Address setup time	T _{ADDRSU}	0.475		0.559		ns
Address hold time	T _{ADDRHD}	0.274		0.322		ns
Data setup time	T _{DSU}	0.336		0.395		ns
Data hold time	T _{DHD}	0.082		0.096		ns
Block select setup time	T _{BLKSU}	0.207		0.244		ns
Block select hold time	T _{BLKHD}	0.216		0.254		ns
Block select to out disable time (when pipelined register is disabled)	T _{BLK2Q}		1.529		1.799	ns
Block select minimum pulse width	T _{BLKMPW}	0.186		0.219		ns
Read enable setup time	T _{RDESU}	0.485		0.57		ns
Read enable hold time	T _{RDEHD}	0.071		0.083		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	T _{RDPLESU}	0.248		0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	T _{RDPLEHD}	0.102		0.12		ns
Asynchronous reset to output propagation delay	T _{R2Q}		1.514		1.781	ns
Asynchronous reset removal time	T _{RSTREM}	0.506		0.595		ns
Asynchronous reset recovery time	T _{RSTREC}	0.004		0.005		ns
Asynchronous reset minimum pulse width	T _{RSTMPW}	0.301		0.354		ns
Pipelined register asynchronous reset removal time	T _{PLRSTREM}	-0.279		-0.328		ns
Pipelined register asynchronous reset recovery time	T _{PLRSTREC}	0.327		0.385		ns
Pipelined register asynchronous reset minimum pulse width	T _{PLRSTMPW}	0.282		0.332		ns
Synchronous reset setup time	T _{SRSTSU}	0.226		0.265		ns
Synchronous reset hold time	T _{SRSTHD}	0.036		0.043		ns
Write enable setup time	T _{WESU}	0.415		0.488		ns
Write enable hold time	T _{WEHD}	0.048		0.057		ns
Maximum frequency	F _{MAX}		400		340	MHz

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 4K × 4 in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Clock period	T _{CY}	2.5		2.941		ns
Clock minimum pulse width high	T _{CLKMPWH}	1.125		1.323		ns
Clock minimum pulse width low	T _{CLKMPWL}	1.125		1.323		ns
Pipelined clock period	T _{PLCY}	2.5		2.941		ns
Pipelined clock minimum pulse width high	T _{PLCLKMPWH}	1.125		1.323		ns

Table 238 • μSRAM (RAM64x16) in 64 × 16 Mode (continued)

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read synchronous reset hold time	T _{SRSTHD}	0.061		0.071		ns
Write clock period	T _{CY}	4		4		ns
Write clock minimum pulse width high	T _{CCLKMPWH}	1.8		1.8		ns
Write clock minimum pulse width low	T _{CCLKMPWL}	1.8		1.8		ns
Write block setup time	T _{BLKCSU}	0.404		0.476		ns
Write block hold time	T _{BLKCHD}	0.007		0.008		ns
Write input data setup time	T _{DINCSU}	0.115		0.135		ns
Write input data hold time	T _{DINCHD}	0.15		0.177		ns
Write address setup time	T _{ADDRCSU}	0.088		0.104		ns
Write address hold time	T _{ADDRCHD}	0.128		0.15		ns
Write enable setup time	T _{WECSU}	0.397		0.467		ns
Write enable hold time	T _{WECHD}	-0.026		-0.03		ns
Maximum frequency	F _{MAX}		250		250	MHz

The following table lists the μSRAM in 128 × 9 mode in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 239 • μSRAM (RAM128x9) in 128 × 9 Mode

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T _{CY}	4		4		ns
Read clock minimum pulse width high	T _{CLKMPWH}	1.8		1.8		ns
Read clock minimum pulse width low	T _{CLKMPWL}	1.8		1.8		ns
Read pipeline clock period	T _{PLCY}	4		4		ns
Read pipeline clock minimum pulse width high	T _{PLCLKMPWH}	1.8		1.8		ns
Read pipeline clock minimum pulse width low	T _{PLCLKMPWL}	1.8		1.8		ns
Read access time with pipeline register	T _{CLK2Q}		0.266		0.313	ns
Read access time without pipeline register			1.677		1.973	ns
Read address setup time in synchronous mode	T _{ADDRSU}	0.301		0.354		ns
Read address setup time in asynchronous mode		1.856		2.184		ns
Read address hold time in synchronous mode	T _{ADDRHD}	0.091		0.107		ns
Read address hold time in asynchronous mode		-0.778		-0.915		ns
Read enable setup time	T _{RDENSU}	0.278		0.327		ns
Read enable hold time	T _{RDENHD}	0.057		0.067		ns
Read block select setup time	T _{BLKSU}	1.839		2.163		ns
Read block select hold time	T _{BLKHD}	-0.65		-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T _{BLK2Q}		2.036		2.396	ns

Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode (continued)

Parameter	Symbol	-1		-Std	
		Min	Max	Min	Max
Read address hold time in synchronous mode	T _{ADDRHD}	0.091	0.107		ns
Read address hold time in asynchronous mode		-0.778	-0.915		ns
Read enable setup time	T _{RDENSU}	0.278	0.327		ns
Read enable hold time	T _{RDENHD}	0.057	0.067		ns
Read block select setup time	T _{BLKSU}	1.839	2.163		ns
Read block select hold time	T _{BLKHD}	-0.65	-0.765		ns
Read block select to out disable time (when pipelined register is disabled)	T _{BLK2Q}		2.036	2.396	ns
Read asynchronous reset removal time (pipelined clock)		-0.023	-0.027		ns
Read asynchronous reset removal time (non-pipelined clock)	T _{RSTREM}	0.046	0.054		ns
Read asynchronous reset recovery time (pipelined clock)		0.507	0.597		ns
Read asynchronous reset recovery time (non-pipelined clock)	T _{RSTREC}	0.236	0.278		ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T _{R2Q}		0.835	0.982	ns
Read synchronous reset setup time	T _{SRSTSU}	0.271	0.319		ns
Read synchronous reset hold time	T _{SRSTHD}	0.061	0.071		ns
Write clock period	T _{CCY}	4	4		ns
Write clock minimum pulse width high	T _{CCLKMPWH}	1.8	1.8		ns
Write clock minimum pulse width low	T _{CCLKMPWL}	1.8	1.8		ns
Write block setup time	T _{BLKCSU}	0.404	0.476		ns
Write block hold time	T _{BLKCHD}	0.007	0.008		ns
Write input data setup time	T _{DINCSU}	0.115	0.135		ns
Write input data hold time	T _{DINCHD}	0.15	0.177		ns
Write address setup time	T _{ADDRCSU}	0.088	0.104		ns
Write address hold time	T _{ADDRCHD}	0.128	0.15		ns
Write enable setup time	T _{WECSU}	0.397	0.467		ns
Write enable hold time	T _{WECHD}	-0.026	-0.03		ns
Maximum frequency	F _{MAX}		250	250	MHz

Table 243 • μSRAM (RAM1024x1) in 1024 × 1 Mode (continued)

Parameter	Symbol	-1		-Std	
		Min	Max	Min	Max
Read asynchronous reset recovery time (pipelined clock)	T _{RSTREC}	0.507		0.597	ns
Read asynchronous reset recovery time (non-pipelined clock)		0.236		0.278	ns
Read asynchronous reset to output propagation delay (with pipelined register enabled)	T _{R2Q}		0.83	0.98	ns
Read synchronous reset setup time	T _{SRSTSU}	0.271		0.319	ns
Read synchronous reset hold time	T _{SRSTHD}	0.061		0.071	ns
Write clock period	T _{CCY}	4		4	ns
Write clock minimum pulse width high	T _{CCLKMPWH}	1.8		1.8	ns
Write clock minimum pulse width low	T _{CCLKMPWL}	1.8		1.8	ns
Write block setup time	T _{BLKCSU}	0.404		0.476	ns
Write block hold time	T _{BLKCHD}	0.007		0.008	ns
Write input data setup time	T _{DINCSU}	0.003		0.004	ns
Write input data hold time	T _{DINCHD}	0.137		0.161	ns
Write address setup time	T _{ADDRCSU}	0.088		0.104	ns
Write address hold time	T _{ADDRCHD}	0.247		0.29	ns
Write enable setup time	T _{WECSU}	0.397		0.467	ns
Write enable hold time	T _{WECHD}	-0.03		-0.03	ns
Maximum frequency	F _{MAX}		250	250	MHz

2.3.13 Programming Times

The following tables list the programming times in typical conditions when T_J = 25 °C, V_{DD} = 1.2 V. External SPI flash part# AT25DF641-s3H is used during this measurement.

Table 244 • JTAG Programming (Fabric Only)

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	302672	22	10	Sec
010	568784	28	18	Sec
025	1223504	51	26	Sec
050	2424832	66	54	Sec
060	2418896	77	54	Sec
090	3645968	113	126	Sec
150	6139184	155	193	Sec

Table 245 • JTAG Programming (eNVM Only)

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	137536	39	4	Sec
010	274816	78	9	Sec
025	274816	78	9	Sec
050	278528	84	8	Sec
060	268480	76	8	Sec
090	544496	154	15	Sec
150	544496	155	15	Sec

Table 246 • JTAG Programming (Fabric and eNVM)

M2S/M2GL Device	Image size Bytes	Program	Verify	Unit
005	439296	59	11	Sec
010	842688	107	20	Sec
025	1497408	120	35	Sec
050	2695168	162	59	Sec
060	2686464	158	70	Sec
090	4190208	266	147	Sec
150	6682768	316	231	Sec

Table 247 • 2 Step IAP Programming (Fabric Only)

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	302672	4	17	6	Sec
010	568784	7	23	12	Sec
025	1223504	14	33	23	Sec
050	2424832	29	52	40	Sec
060	2418896	39	61	50	Sec
090	3645968	60	84	73	Sec
150	6139184	100	132	120	Sec

Table 259 • 2 Step IAP Programming (Fabric Only)

M2S/M2GL Device	Bytes	Image size			
		Authenticate	Program	Verify	Unit
005	302672	4	39	6	Sec
010	568784	7	45	12	Sec
025	1223504	14	55	23	Sec
050	2424832	29	74	40	Sec
060	2418896	39	83	50	Sec
090	3645968	60	106	73	Sec
150	6139184	100	154	120	Sec

Table 260 • 2 Step IAP Programming (eNVM Only)

M2S/M2GL Device	Bytes	Image size			
		Authenticate	Program	Verify	Unit
005	137536	2	59	5	Sec
010	274816	4	98	11	Sec
025	274816	4	100	10	Sec
050	2,78,528	3	107	9	Sec
060	268480	5	98	22	Sec
090	544496	10	174	43	Sec
150	544496	10	175	44	Sec

Table 261 • 2 Step IAP Programming (Fabric and eNVM)

M2S/M2GL Device	Bytes	Image size			
		Authenticate	Program	Verify	Unit
005	439296	6	78	11	Sec
010	842688	11	122	21	Sec
025	1497408	19	135	32	Sec
050	2695168	32	158	48	Sec
060	2686464	43	159	70	Sec
090	4190208	68	258	115	Sec
150	6682768	109	308	162	Sec

2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification

Parameter	Min	Typ	Max	Unit	Conditions
Clock conditioning circuitry input frequency F_{IN_CCC}	1 0.032	200	200	MHz	All CCC 32 kHz capable CCC
Clock conditioning circuitry output frequency F_{OUT_CCC} ¹	0.078	400	400	MHz	
PLL VCO frequency ²	500	1000	1000	MHz	
Delay increments in programmable delay blocks	75	100	100	ps	
Number of programmable values in each programmable delay block		64			
Acquisition time	70 1	100 16	100 ms	μs ms	$F_{IN} \geq 1\text{ MHz}$ $F_{IN} = 32\text{ kHz}$
Input duty cycle (reference clock)					Internal Feedback
	10	90	90	%	$1\text{ MHz} \leq F_{IN_CCC} \leq 25\text{ MHz}$
	25	75	75	%	$25\text{ MHz} \leq F_{IN_CCC} \leq 100\text{ MHz}$
	35	65	65	%	$100\text{ MHz} \leq F_{IN_CCC} \leq 150\text{ MHz}$
	45	55	55	%	$150\text{ MHz} \leq F_{IN_CCC} \leq 200\text{ MHz}$
					External Feedback (CCC, FPGA, Off-chip)
	25	75	75	%	$1\text{ MHz} \leq F_{IN_CCC} \leq 25\text{ MHz}$
	35	65	65	%	$25\text{ MHz} \leq F_{IN_CCC} \leq 35\text{ MHz}$
	45	55	55	%	$35\text{ MHz} \leq F_{IN_CCC} \leq 50\text{ MHz}$
Output duty cycle	48	52	52	%	050 devices $F_{OUT} \leq 400\text{ MHz}$
	48	52	52	%	005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$
	46	54	54	%	005, 010, and 025 devices $350\text{ MHz} \leq F_{out} \leq 400\text{ MHz}$
	48	52	52	%	060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$
	44	52	52	%	060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$
	48	52	52	%	150 devices $F_{OUT} \leq 120\text{ MHz}$
	45	52	52	%	150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$
Spread Spectrum Characteristics					
Modulation frequency range	25	35	50	k	
Modulation depth range	0	1.5	1.5	%	
Modulation depth control		0.5	0.5	%	

2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 308 • MMUART Characteristics

Parameter	Description	-1	-Std	Unit
FMMUART_REF_CLK	Internally sourced MMUART reference clock frequency.	166	142	MHz
BAUDMMUARTTx	Maximum transmit baud rate	10.375	8.875	Mbps
BAUDMMUARTRx	Maximum receive baud rate	10.375	8.875	Mbps

2.3.35 IGLOO2 Specifications

2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 309 • Maximum Frequency for HPMS Main Clock

Symbol	Description	-1	-Std	Unit
HPMS_CLK	Maximum frequency for the HPMS main clock	166	142	MHz

2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI_0_CLK. For timing parameter definitions, see [Figure 23](#), page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 310 • SPI Characteristics for All Devices

Symbol	Description	Min	Typ	Max	Unit	Conditions
SPIFMAX	Maximum operating frequency of SPI interface			20	MHz	
sp1	SPI_[0 1]_CLK minimum period					
	SPI_[0 1]_CLK = PCLK/2	12			ns	
	SPI_[0 1]_CLK = PCLK/4	24.1			ns	
	SPI_[0 1]_CLK = PCLK/8	48.2			ns	
	SPI_[0 1]_CLK = PCLK/16	0.1			μs	
	SPI_[0 1]_CLK = PCLK/32	0.19			μs	
	SPI_[0 1]_CLK = PCLK/64	0.39			μs	
	SPI_[0 1]_CLK = PCLK/128	0.77			μs	