


Welcome to [E-XFL.COM](#)



[**Embedded - System On Chip \(SoC\): The Heart of Modern Embedded Systems**](#)

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are [Embedded - System On Chip \(SoC\)](#)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	ARM® Cortex®-M3
Flash Size	128KB
RAM Size	64KB
Peripherals	DDR
Connectivity	CANbus, Ethernet, I²C, SPI, UART/USART, USB
Speed	166MHz
Primary Attributes	FPGA - 5K Logic Modules
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2s005s-1fg484

Figures

Figure 1	High Temperature Data Retention (HTR)	9
Figure 2	Timing Model	15
Figure 3	Input Buffer AC Loading	17
Figure 4	Output Buffer AC Loading	18
Figure 5	Tristate Buffer for Enable Path Test Point	19
Figure 6	Timing Model for Input Register	65
Figure 7	I/O Register Input Timing Diagram	66
Figure 8	Timing Model for Output/Enable Register	68
Figure 9	I/O Register Output Timing Diagram	69
Figure 10	Input DDR Module	70
Figure 11	Input DDR Timing Diagram	71
Figure 12	Output DDR Module	73
Figure 13	Output DDR Timing Diagram	74
Figure 14	LUT-4	75
Figure 15	Sequential Module	76
Figure 16	Sequential Module Timing Diagram	77
Figure 17	Power-up to Functional Timing Diagram for SmartFusion2	115
Figure 18	Power-up to Functional Timing Diagram for IGLOO2	116
Figure 19	DEVRST_N to Functional Timing Diagram for SmartFusion2	117
Figure 20	DEVRST_N to Functional Timing Diagram for IGLOO2	119
Figure 21	I2C Timing Parameter Definition	125
Figure 22	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	128
Figure 23	SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	131

Tables

Table 1	IGLOO2 and SmartFusion2 Design Security Densities	4
Table 2	IGLOO2 and SmartFusion2 Data Security Densities	4
Table 3	Absolute Maximum Ratings	5
Table 4	Recommended Operating Conditions	6
Table 5	FPGA Operating Limits	7
Table 6	Embedded Operating Flash Limits	8
Table 7	Device Storage Temperature and Retention	8
Table 8	High Temperature Data Retention (HTR) Lifetime	8
Table 9	Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices	10
Table 10	Quiescent Supply Current Characteristics	12
Table 11	SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.2$ V) – Typical Process	12
Table 12	Currents During Program Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process	13
Table 13	Currents During Verify Cycle, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ – Typical Process	13
Table 14	SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.26$ V) – Worst-Case Process	13
Table 15	Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays	14
Table 16	Inrush Currents at Power up, $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$ – Typical Process	14
Table 17	Timing Model Parameters	15
Table 18	Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions	19
Table 19	Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions	20
Table 20	Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions	20
Table 21	Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions	20
Table 22	Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions	21
Table 23	Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions	21
Table 24	Input Capacitance, Leakage Current, and Ramp Time	22
Table 25	I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank	22
Table 26	I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank	23
Table 27	I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank	23
Table 28	Schmitt Trigger Input Hysteresis	23
Table 29	LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)	24
Table 30	LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)	24
Table 31	LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)	24
Table 32	LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)	24
Table 33	LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)	24
Table 34	LVTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)	25
Table 35	LVTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)	25
Table 36	LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)	25
Table 37	LVTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank	25
Table 38	LVCMOS 2.5 V DC Recommended DC Operating Conditions	26
Table 39	LVCMOS 2.5 V DC Input Voltage Specification	26
Table 40	LVCMOS 2.5 V DC Output Voltage Specification	26
Table 41	LVCMOS 2.5 V AC Minimum and Maximum Switching Speed	26
Table 42	LVCMOS 2.5 V AC Calibrated Impedance Option	26
Table 43	LVCMOS 2.5 V Receiver Characteristics (Input Buffers)	27
Table 44	LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)	27
Table 45	LVCMOS 2.5 V AC Test Parameter Specifications	27
Table 46	LVCMOS 2.5 V Transmitter Drive Strength Specifications	27
Table 47	LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)	28
Table 48	LVCMOS 1.8 V DC Recommended Operating Conditions	29
Table 49	LVCMOS 1.8 V DC Input Voltage Specification	29
Table 50	LVCMOS 1.8 V DC Output Voltage Specification	29

Table 273	eNVM Page Programming	104
Table 274	SRAM PUF	105
Table 275	Non-Deterministic Random Bit Generator (NRBG)	106
Table 276	Cryptographic Block Characteristics	106
Table 277	Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)	107
Table 278	Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)	108
Table 279	Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)	108
Table 280	Electrical Characteristics of the 50 MHz RC Oscillator	109
Table 281	Electrical Characteristics of the 1 MHz RC Oscillator	109
Table 282	IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification	110
Table 283	IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications	111
Table 284	JTAG 1532 for 005, 010, 025, and 050 Devices	112
Table 285	JTAG 1532 for 060, 090, and 150 Devices	112
Table 286	System Controller SPI Characteristics for All Devices	113
Table 287	Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)	113
Table 288	Power-up to Functional Times for SmartFusion2	114
Table 289	Power-up to Functional Times for IGLOO2	115
Table 290	DEVRST_N Characteristics for All Devices	116
Table 291	DEVRST_N to Functional Times for SmartFusion2	116
Table 292	DEVRST_N to Functional Times for IGLOO2	118
Table 293	Flash*Freeze Entry and Exit Times	119
Table 294	DDR Memory Interface Characteristics	120
Table 295	SFP Transceiver Electrical Characteristics	120
Table 296	Transmitter Parameters	121
Table 297	Receiver Parameters	122
Table 298	SerDes Protocol Compliance	122
Table 299	SerDes Reference Clock AC Specifications	123
Table 300	HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)	123
Table 301	HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only)	123
Table 302	Maximum Frequency for MSS Main Clock	123
Table 303	I2C Characteristics	124
Table 304	I2C Switching Characteristics	125
Table 305	SPI Characteristics for All Devices	126
Table 306	CAN Controller Characteristics	128
Table 307	USB Characteristics	128
Table 308	MMUART Characteristics	129
Table 309	Maximum Frequency for HPMS Main Clock	129
Table 310	SPI Characteristics for All Devices	129

- Added [Table 244](#), page 94 and [Table 256](#), page 99 (SAR 73971).
- Updated the [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 71171).
- Added the [DEVRST_N Characteristics](#), page 116 (SAR 64100, 72103).
- Added [Table 298](#), page 122 (SAR 71897).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, and [Table 27](#), page 23 (SAR 74570).
- Added 060 devices in [Table 277](#), page 107, [Table 278](#), page 108, and [Table 279](#), page 108 (SAR 57898).
- Updated duty cycle parameter of crystal in [Table 280](#), page 109 and [Table 281](#), page 109 (SAR 57898).
- Added 32 KHz mode PLL acquisition time in [Table 282](#), page 110 (SAR 68281).
- Updated [Table 293](#), page 119 for 060 devices (SAR 57828).
- Updated [Table 297](#), page 122 for CID value (SAR 70878).

1.4

Revision 8.0

The following is a summary of the changes in revision 8.0 of this document.

- Updated [Table 11](#), page 12 (SAR 69218).
- Updated [Table 12](#), page 13 (SAR 69218).
- Updated [Table 283](#), page 111 (SAR 69000).

1.5

Revision 7.0

The following is a summary of the changes in revision 7.0 of this document.

- Updated [Table 1](#), page 4 (SAR 68620).

1.6

Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- Updated [Table 5](#), page 7 (SAR 65949).
- Updated [Table 9](#), page 10 (SAR 62995).
- Updated [Table 123](#), page 47 and [Table 133](#), page 49 (SAR 67210).
- Added [Embedded NVM \(eNVM\) Characteristics](#), page 104 (SAR 52509).
- Updated [Table 277](#), page 107 (SAR 64855).
- Updated [Table 282](#), page 110 (SAR 65958 and SAR 56666).
- Added [DDR Memory Interface Characteristics](#), page 120 (SAR 66223).
- Added [SFP Transceiver Characteristics](#), page 120 (SAR 63105).
- Updated [Table 302](#), page 123 and [Table 309](#), page 129 (SAR 66314).

1.7

Revision 5.0

The following is a summary of the changes in revision 5.0 of this document.

- Updated [Table 1](#), page 4.
- Updated [Table 4](#), page 6 for T_J symbol information.
- Updated [Table 5](#), page 7 (SAR 63109).
- Updated [Table 9](#), page 10.
- Updated [Table 282](#), page 110 (SAR 62012).
- Added [Table 290](#), page 116 (SAR 64100).
- Added [Table 306](#), page 128, [Table 307](#), page 128 (SAR 50424).

1.8

Revision 4.0

The following is a summary of the changes in revision 4.0 of this document.

- Updated [Table 1](#), page 4. Changed the Status of 090 devices to "Production" (SAR 62750).
- Updated [Figure 10](#), page 70. Removed inverter bubble from DDR_IN latch (SAR 61418).
- Updated [SerDes Electrical and Timing AC and DC Characteristics](#), page 121 (SAR 62836).

where

- θ_{JA} = Junction-to-air thermal resistance
- θ_{JB} = Junction-to-board thermal resistance
- θ_{JC} = Junction-to-case thermal resistance
- T_J = Junction temperature
- T_A = Ambient temperature
- T_B = Board temperature (measured 1.0 mm away from the package edge)
- T_C = Case temperature
- P = Total power dissipated by the device

Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices

Device	Still Air	1.0 m/s	2.5 m/s	θ_{JB}	θ_{JC}	Unit
		θ_{JA}				
005						
FG484	19.36	15.81	14.63	9.74	5.27	°C/W
VF256	41.30	38.16	35.30	28.41	3.94	°C/W
VF400	20.19	16.94	15.41	8.86	4.95	°C/W
TQ144	42.80	36.80	34.50	37.20	10.80	°C/W
010						
FG484	18.22	14.83	13.62	8.83	4.92	°C/W
VF256	37.36	34.26	31.45	24.84	7.89	°C/W
VF400	19.40	15.75	14.22	8.11	4.22	°C/W
TQ144	38.60	32.60	30.30	31.80	8.60	°C/W
025						
FG484	17.03	13.66	12.45	7.66	4.18	°C/W
VF256	33.85	30.59	27.85	21.63	6.13	°C/W
VF400	18.36	14.89	13.36	7.12	3.41	°C/W
FCS325	29.17	24.87	23.12	14.44	2.31	°C/W
050						
FG484	15.29	12.19	10.99	6.27	3.24	°C/W
FG896	14.70	12.50	10.90	7.20	4.90	°C/W
VF400	17.53	14.17	12.63	6.32	2.81	°C/W
FCS325	27.38	23.18	21.41	12.47	1.59	°C/W
060						
FG484	15.40	12.06	10.85	6.14	3.15	°C/W
FG676	15.49	12.21	11.06	7.07	3.87	°C/W
VF400	17.45	14.01	12.47	6.22	2.69	°C/W
FCS325	27.03	22.91	21.25	12.33	1.54	°C/W
090						
FG484	14.64	11.37	10.16	5.43	2.77	°C/W
FG676	14.52	11.19	10.37	6.17	3.24	°C/W
FCS325	26.63	22.26	20.13	14.24	2.50	°C/W

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIO I/O bank at V_{OH}/V_{OL} Level.

Table 26 • I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank

V_{DDI} Domain	R(WEAK PULL-UP) at V_{OH} (Ω)		R(WEAK PULL-DOWN) at V_{OL} (Ω)	
	Min	Max	Min	Max
3.3 V	9.9K	17.1K	9.98K	17.5K
2.5 V ^{1, 2}	10K	17.6K	10.1K	18.4K
1.8 V ^{1, 2}	10.4K	19.1K	10.4K	20.4K
1.5 V ^{1, 2}	10.7K	20.4K	10.8K	22.2K
1.2 V ^{1, 2}	11.3K	23.2K	11.5K	26.7K

1. R(WEAK PULL-DOWN) = $(V_{OLspec})/I(WEAK PULL-DOWN MAX)$.

2. R(WEAK PULL-UP) = $(VDDImax - VOHspec)/I(WEAK PULL-UP MIN)$.

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIOD I/O bank at V_{OH}/V_{OL} Level.

Table 27 • I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank

V_{DDI} Domain	R(WEAK PULL-UP) at V_{OH} (Ω)		R(WEAK PULL-DOWN) at V_{OL} (Ω)	
	Min	Max	Min	Max
2.5 V ^{1, 2}	9.6K	16.6K	9.5K	16.4K
1.8 V ^{1, 2}	9.7K	17.3K	9.7K	17.1K
1.5 V ^{1, 2}	9.9K	18K	9.8K	17.6K
1.2 V ^{1, 2}	10.3K	19.6K	10K	19.1K

1. R(WEAK PULL-DOWN) = $(V_{OLspec})/I(WEAK PULL-DOWN MAX)$.

2. R(WEAK PULL-UP) = $(VDDImax - VOHspec)/I(WEAK PULL-UP MIN)$.

The following table lists the hysteresis voltage value for schmitt trigger mode input buffers.

Table 28 • Schmitt Trigger Input Hysteresis

Input Buffer Configuration	Hysteresis Value (Typical, unless otherwise noted)
3.3 V LVTTL/LVC MOS/ PCI/PCI-X	$0.05 \times V_{DDI}$ (worst-case)
2.5 V LVC MOS	$0.05 \times V_{DDI}$ (worst-case)
1.8 V LVC MOS	$0.1 \times V_{DDI}$ (worst-case)
1.5 V LVC MOS	60 mV
1.2 V LVC MOS	20 mV

Table 100 • HSTL AC Test Parameter Specification

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V _{TRIP}	0.75	V
Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	R _{ENT}	2K	Ω
Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	C _{ENT}	5	pF
Reference resistance for data test path for HSTL15 Class I (T _{DP})	RTT_TEST	50	Ω
Reference resistance for data test path for HSTL15 Class II (T _{DP})	RTT_TEST	25	Ω
Capacitive loading for data path (T _{DP})	C _{LOAD}	5	pF

AC Switching Characteristics

Worst-case commercial conditions: T_J = 85 °C, V_{DD} = 1.14 V, worst-case V_{DDI}.

Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)

On-Die Termination (ODT)	T _{PY}		
	-1	-Std	Unit
Pseudo differential	None	1.605	ns
	47.8	1.614	ns
True differential	None	1.622	ns
	47.8	1.628	ns

Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)

	T _{DP}		T _{ZL}		T _{ZH}		T _{HZ}		T _{LZ}		Unit
	-1	-Std									
HSTL Class I											
Single-ended	2.6	3.059	2.514	2.958	2.514	2.958	2.431	2.86	2.431	2.86	ns
Differential	2.621	3.083	2.648	3.115	2.647	3.113	2.925	3.442	2.923	3.44	ns
HSTL Class II											
Single-ended	2.511	2.954	2.488	2.927	2.49	2.93	2.409	2.833	2.411	2.836	ns
Differential	2.528	2.974	2.552	3.003	2.551	3.001	2.897	3.409	2.896	3.408	ns

2.3.6.2 Stub-Series Terminated Logic

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

Table 156 • LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V _{TRIP}	0.9	V
Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	R _{ENT}	2K	Ω
Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	C _{ENT}	5	pF
Capacitive loading for data path (T _{DP})	C _{LOAD}	5	pF

Table 157 • LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank

Output Drive Selection	V _{OH} (V) Min	V _{OL} (V) Max	I _{OH} (at V _{OH}) mA	I _{OL} (at V _{OL}) mA
2 mA	V _{DDI} – 0.45	0.45	2	2
4 mA	V _{DDI} – 0.45	0.45	4	4
6 mA	V _{DDI} – 0.45	0.45	6	6
8 mA	V _{DDI} – 0.45	0.45	8	8
10 mA	V _{DDI} – 0.45	0.45	10	10
12 mA	V _{DDI} – 0.45	0.45	12	12
16 mA ¹	V _{DDI} – 0.45	0.45	16	16

1. 16 mA Drive Strengths, All SLEWS, meet LPDDR JEDEC electrical compliance.

Table 158 • LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers)

ODT (On Die Termination)	-1	-Std	-1	-Std	Unit
None	1.968	2.315	2.099	2.47	ns

Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers)

Output Drive Selection	Slew Control	T _{DP}		T _{ZL}		T _{ZH}		T _{HZ} ¹		T _{LZ} ¹		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	slow	4.234	4.981	3.646	4.29	4.245	4.995	4.908	5.774	4.434	5.216	ns
	medium	3.824	4.498	3.282	3.861	3.834	4.511	4.625	5.441	4.116	4.843	ns
	medium_fast	3.627	4.267	3.111	3.66	3.637	4.279	4.481	5.272	3.984	4.687	ns
	fast	3.605	4.241	3.097	3.644	3.615	4.253	4.472	5.262	3.973	4.674	ns
4 mA	slow	3.923	4.615	3.314	3.9	3.918	4.61	5.403	6.356	4.894	5.757	ns
	medium	3.518	4.138	2.961	3.484	3.515	4.135	5.121	6.025	4.561	5.366	ns
	medium_fast	3.321	3.907	2.783	3.275	3.317	3.903	4.966	5.843	4.426	5.206	ns
	fast	3.301	3.883	2.77	3.259	3.296	3.878	4.957	5.831	4.417	5.196	ns
6 mA	slow	3.71	4.364	3.104	3.652	3.702	4.355	5.62	6.612	5.08	5.977	ns
	medium	3.333	3.921	2.779	3.27	3.325	3.913	5.346	6.289	4.777	5.62	ns
	medium_fast	3.155	3.712	2.62	3.083	3.146	3.702	5.21	6.13	4.657	5.479	ns
	fast	3.134	3.688	2.608	3.068	3.125	3.677	5.202	6.12	4.648	5.468	ns
8 mA	slow	3.619	4.258	3.007	3.538	3.607	4.244	5.815	6.841	5.249	6.175	ns

Table 198 • Mini-LVDS AC Impedance Specifications

Parameter	Symbol	Typ	Unit
Termination resistance	R _T	100	Ω

Table 199 • Mini-LVDS AC Test Parameter Specifications

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V _{TRIP}	Cross point	V
Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	R _{ENT}	2K	Ω
Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ})	C _{ENT}	5	pF

AC Switching Characteristics

Worst commercial-case conditions: T_J = 85 °C, V_{DD} = 1.14 V, V_{DDI} = 2.375 V.

Table 200 • Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)


On-Die Termination (ODT)	T _{PY}		
	-1	-Std	Unit
None	2.855	3.359	ns
100	2.85	3.353	ns
None	2.602	3.061	ns
100	2.597	3.055	ns

Table 201 • Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)

T _{DP}	T _{ZL}	T _{ZH}	T _{HZ}	T _{LZ}	Unit
-1	-Std	-1	-Std	-1	-Std
2.097	2.467	2.308	2.715	2.296	2.701 1.964 2.31 1.949 2.293 ns

Table 202 • Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)

	T _{DP}	T _{ZL}	T _{ZH}	T _{HZ}	T _{LZ}	Unit
	-1	-Std	-1	-Std	-1	-Std
No pre-emphasis	1.614	1.899	1.562	1.837	1.553	1.826 1.593 1.874 1.578 1.856 ns
Min pre-emphasis	1.604	1.887	1.745	2.053	1.731	2.036 1.892 2.225 1.861 2.189 ns
Med pre-emphasis	1.521	1.79	1.753	2.062	1.737	2.043 1.9 2.235 1.868 2.197 ns
Max pre-emphasis	1.492	1.754	1.762	2.073	1.745	2.052 1.91 2.247 1.876 2.206 ns

Figure 9 • I/O Register Output Timing Diagram

The following table lists the output/enable propagation delays in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 220 • Output/Enable Data Register Propagation Delays

Parameter	Symbol	Measuring Nodes (from, to) ¹	-1	-Std	Unit
Bypass delay of the output/enable register	T_{OBYP}	F, G or H, I	0.353	0.415	ns
Clock-to-Q of the output/enable register	T_{OCLKQ}	E, G or E, I	0.263	0.309	ns
Data setup time for the output/enable register	T_{OSUD}	A, E or J, E	0.19	0.223	ns
Data hold time for the output/enable register	T_{OHD}	A, E or J, E	0	0	ns
Enable setup time for the output/enable register	T_{OSUE}	B, E	0.419	0.493	ns
Enable hold time for the output/enable register	T_{OHE}	B, E	0	0	ns
Synchronous load setup time for the output/enable register	T_{OSUSL}	D, E	0.196	0.231	ns
Synchronous load hold time for the output/enable register	T_{OHSL}	D, E	0	0	ns
Asynchronous clear-to-q of the output/enable register ($ADn = 1$)	T_{OALn2Q}	C, G or C, I	0.505	0.594	ns
Asynchronous preset-to-q of the output/enable register ($ADn = 0$)		C, G or C, I	0.528	0.621	ns
Asynchronous load removal time for the output/enable register	$T_{OREMALN}$	C, E	0	0	ns
Asynchronous load recovery time for the output/enable register	$T_{ORECALN}$	C, E	0.034	0.04	ns
Asynchronous load minimum pulse width for the output/enable register	T_{OWALN}	C, C	0.304	0.357	ns
Clock minimum pulse width high for the output/enable register	$T_{OCKMPWH}$	E, E	0.075	0.088	ns
Clock minimum pulse width low for the output/enable register	$T_{OCKMPWL}$	E, E	0.159	0.187	ns

1. For the derating values at specific junction temperature and voltage supply levels, see Table 16, page 14 for derating values.

Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 (continued)

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Block select hold time	T _{BLKHD}	0.216		0.254		ns
Block select to out disable time (when pipelined register is disabled)	T _{BLK2Q}		1.529		1.799	ns
Block select minimum pulse width	T _{BLKMPW}	0.186		0.219		ns
Read enable setup time	T _{RDESU}	0.449		0.528		ns
Read enable hold time	T _{RDEHD}	0.167		0.197		ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	T _{RDPLESU}	0.248		0.291		ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	T _{RDPLEHD}	0.102		0.12		ns
Asynchronous reset to output propagation delay	T _{R2Q}	–	1.506	–	1.772	ns
Asynchronous reset removal time	T _{RSTREM}	0.506		0.595		ns
Asynchronous reset recovery time	T _{RSTREC}	0.004		0.005		ns
Asynchronous reset minimum pulse width	T _{RSTMPW}	0.301		0.354		ns
Pipelined register asynchronous reset removal time	T _{PLRSTREM}	–0.279		–0.328		ns
Pipelined register asynchronous reset recovery time	T _{PLRSTREC}	0.327		0.385		ns
Pipelined register asynchronous reset minimum pulse width	T _{PLRSTMPW}	0.282		0.332		ns
Synchronous reset setup time	T _{SRSTSU}	0.226		0.265		ns
Synchronous reset hold time	T _{SRSTHD}	0.036		0.043		ns
Write enable setup time	T _{WESU}	0.39		0.458		ns
Write enable hold time	T _{WEHD}	0.242		0.285		ns
Maximum frequency	F _{MAX}		400		340	MHz

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 2K × 9 in worst commercial-case conditions when T_J = 85 °C, V_{DD} = 1.14 V.

Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Clock period	T _{CY}	2.5		2.941		ns
Clock minimum pulse width high	T _{CLKMPWH}	1.125		1.323		ns
Clock minimum pulse width low	T _{CLKMPWL}	1.125		1.323		ns
Pipelined clock period	T _{PLCY}	2.5		2.941		ns
Pipelined clock minimum pulse width high	T _{PLCLKMPWH}	1.125		1.323		ns
Pipelined clock minimum pulse width low	T _{PLCLKMPWL}	1.125		1.323		ns
Read access time with pipeline register			0.334		0.393	ns
Read access time without pipeline register	T _{CLK2Q}		2.273		2.674	ns
Access time with feed-through write timing			1.529		1.799	ns

Table 248 • 2 Step IAP Programming (eNVM Only)

M2S/M2GL						
Device	Image size Bytes	Authenticate	Program	Verify	Unit	
005	137536	2	37	5	Sec	
010	274816	4	76	11	Sec	
025	274816	4	78	10	Sec	
050	278528	3	85	9	Sec	
060	268480	5	76	22	Sec	
090	544496	10	152	43	Sec	
150	544496	10	153	44	Sec	

Table 249 • 2 Step IAP Programming (Fabric and eNVM)

M2S/M2GL						
Device	Image size Bytes	Authenticate	Program	Verify	Unit	
005	439296	6	56	11	Sec	
010	842688	11	100	21	Sec	
025	1497408	19	113	32	Sec	
050	2695168	32	136	48	Sec	
060	2686464	43	137	70	Sec	
090	4190208	68	236	115	Sec	
150	6682768	109	286	162	Sec	

Table 250 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)

M2S/M2GL						
Device	Image size Bytes	Authenticate	Program	Verify	Unit	
005	302672	6	19	8	Sec	
010	568784	10	26	14	Sec	
025	1223504	21	39	29	Sec	
050	2424832	39	60	50	Sec	
060	2418896	44	65	54	Sec	
090	3645968	66	90	79	Sec	
150	6139184	108	140	128	Sec	

Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)

M2S/M2GL						
Device	Image size Bytes	Authenticate	Program	Verify	Unit	
005	137536	3	42	4	Sec	
010	274816	4	82	7	Sec	
025	274816	4	82	8	Sec	
050	278528	4	80	8	Sec	
060	268480	6	80	8	Sec	
090	544496	10	157	15	Sec	

Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) (continued)

M2S/M2GL Device	Auto Programming	Auto Update	Programming Recovery	Unit
	100 kHz	25 MHz	12.5 MHz	
150	161	161	161	Sec

Table 255 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)

M2S/M2GL Device	Auto Programming	Auto Update	Programming Recovery	Unit
	100 kHz	25 MHz	12.5 MHz	
005	47	27	28	Sec
010	77	35	35	Sec
025	150	42	41	Sec
050	33 ¹	Not Supported	Not Supported	Sec
060	291	83	82	Sec
090	427	109	108	Sec
150	708	157	160	Sec
005	41	48	49	Sec
010	86	87	87	Sec
025	87	85	86	Sec
050	85	Not Supported	Not Supported	Sec
060	78	86	86	Sec
090	154	162	162	Sec
150	161	161	161	Sec
005	87	67	66	Sec
010	161	113	113	Sec
025	229	120	121	Sec
050	112	Not Supported	Not Supported	Sec
060	368	161	158	Sec
090	582	261	260	Sec
150	867	309	310	Sec

1. Auto Programming in 050 device is done through SC_SPI, and SPI CLK is set to 6.25 MHz.

Table 262 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	302672	6	41	8	Sec
010	568784	10	48	14	Sec
025	1223504	21	61	29	Sec
050	2424832	39	82	50	Sec
060	2418896	44	87	54	Sec
090	3645968	66	112	79	Sec
150	6139184	108	162	128	Sec

Table 263 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	137536	3	64	4	Sec
010	274816	4	104	7	Sec
025	274816	4	104	8	Sec
050	2,78,528	4	102	8	Sec
060	268480	6	102	8	Sec
090	544496	10	179	15	Sec
150	544496	10	180	15	Sec

Table 264 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)

M2S/M2GL Device	Image size Bytes	Authenticate	Program	Verify	Unit
005	439296	9	83	11	Sec
010	842688	15	129	21	Sec
025	1497408	26	143	35	Sec
050	2695168	43	163	55	Sec
060	2686464	48	165	60	Sec
090	4190208	75	266	91	Sec
150	6682768	117	318	141	Sec

2.3.20 On-Chip Oscillator

The following tables describe the electrical characteristics of the available on-chip oscillators in the IGLOO2 FPGAs and SmartFusion2 SoC FPGAs.

Table 280 • Electrical Characteristics of the 50 MHz RC Oscillator

Parameter	Symbol	Typ	Max	Unit	Condition
Operating frequency	F50RC	50		MHz	
Accuracy	ACC50RC	1	4	%	050 devices
		1	5	%	005, 025, and 060 devices
		1	6.3	%	090 devices
		1	7.1	%	010 and 150 devices
Output duty cycle	CYC50RC	49–51	46.5–53.5	%	
Output jitter (peak to peak)	JIT50RC				Period Jitter
		200	300	ps	005, 010, 050, and 060 devices
		200	400	ps	150 devices
		300	500	ps	025 and 090 devices
					Cycle-to-Cycle Jitter
		200	300	ps	005 and 050 devices
		320	420	ps	010, 060, and 150 devices
		320	850	ps	025 and 090 devices
Operating current	IDYN50RC	6.5		mA	

Table 281 • Electrical Characteristics of the 1 MHz RC Oscillator

Parameter	Symbol	Typ	Max	Unit	Condition
Operating frequency	F1RC	1		MHz	
Accuracy	ACC1RC	1	3	%	005, 010, 025, and 050 devices
		1	4.5	%	060, and 150 devices
		1	5.6	%	090 devices
Output duty cycle	CYC1RC	49–51	46.5–53.5	%	005, 010, 025, 050, 090 and 150 devices
		49–51	46.0–54.0	%	060 devices
Output jitter (peak to peak)	JIT1RC				Period Jitter
		10	20	ns	005, 010, 025, and 050 devices
		10	28	ns	060, 090 and 150 devices
					Cycle-to-Cycle Jitter
		10	20	ns	005, 010, and 050 devices
		10	35	ns	025, 060, and 150 devices
		10	45	ns	090 devices
Operating current	IDYN1RC	0.1		mA	
Startup time	SU1RC	17	μ s		050, 090, and 150 devices
		18	μ s		005, 010, and 025 devices

2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification

Parameter	Min	Typ	Max	Unit	Conditions
Clock conditioning circuitry input frequency F_{IN_CCC}	1 0.032	200	200	MHz	All CCC 32 kHz capable CCC
Clock conditioning circuitry output frequency F_{OUT_CCC} ¹	0.078	400	400	MHz	
PLL VCO frequency ²	500	1000	1000	MHz	
Delay increments in programmable delay blocks	75	100	100	ps	
Number of programmable values in each programmable delay block		64			
Acquisition time	70 1	100 16	100 ms	μs ms	$F_{IN} \geq 1\text{ MHz}$ $F_{IN} = 32\text{ kHz}$
Input duty cycle (reference clock)					Internal Feedback
	10	90	90	%	$1\text{ MHz} \leq F_{IN_CCC} \leq 25\text{ MHz}$
	25	75	75	%	$25\text{ MHz} \leq F_{IN_CCC} \leq 100\text{ MHz}$
	35	65	65	%	$100\text{ MHz} \leq F_{IN_CCC} \leq 150\text{ MHz}$
	45	55	55	%	$150\text{ MHz} \leq F_{IN_CCC} \leq 200\text{ MHz}$
					External Feedback (CCC, FPGA, Off-chip)
	25	75	75	%	$1\text{ MHz} \leq F_{IN_CCC} \leq 25\text{ MHz}$
	35	65	65	%	$25\text{ MHz} \leq F_{IN_CCC} \leq 35\text{ MHz}$
	45	55	55	%	$35\text{ MHz} \leq F_{IN_CCC} \leq 50\text{ MHz}$
Output duty cycle	48	52	52	%	050 devices $F_{OUT} \leq 400\text{ MHz}$
	48	52	52	%	005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$
	46	54	54	%	005, 010, and 025 devices $350\text{ MHz} \leq F_{out} \leq 400\text{ MHz}$
	48	52	52	%	060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$
	44	52	52	%	060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$
	48	52	52	%	150 devices $F_{OUT} \leq 120\text{ MHz}$
	45	52	52	%	150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$
Spread Spectrum Characteristics					
Modulation frequency range	25	35	50	k	
Modulation depth range	0	1.5	1.5	%	
Modulation depth control		0.5	0.5	%	

1. The minimum output clock frequency is limited by the PLL. For more information, see [UG0449: SmartFusion2 and IGLOO2 Clocking Resources User Guide](#).
2. The PLL is used in conjunction with the Clock Conditioning Circuitry. Performance is limited by the CCC output frequency.

The following table lists the CCC/PLL jitter specifications in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 283 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications

CCC Output Maximum Peak-to-Peak Period Jitter F_{OUT_CCC}					
Parameter	Conditions/Package Combinations				Unit
10 FG484, 050 FG896/FG484/FCS325 Packages¹	SSO = 0	0 < SSO <= 2	SSO <= 4	SSO <= 8	SSO <= 16
20 MHz to 100 MHz	Max(110, $\pm 1\% \times (1/F_{OUT_CCC})$)	Max(150, $\pm 1\% \times (1/F_{OUT_CCC})$)			ps
100 MHz to 400 MHz	Max(120, $\pm 1\% \times (1/F_{OUT_CCC})$)	Max(150, $\pm 1\% \times (1/F_{OUT_CCC})$)	Max(170, $\pm 1\% \times (1/F_{OUT_CCC})$)		ps
025 FG484/FCS325 Package¹	0 < SSO <= 16				
20 MHz to 74 MHz	$\pm 1\% \times (1/F_{OUT_CCC})$)				ps
74 MHz to 400 MHz	210				ps
005 FG484 Package¹	0 < SSO <= 16				
20 MHz to 53 MHz	$\pm 1\% \times (1/F_{OUT_CCC})$)				ps
53 MHz to 400 MHz	270				ps
090 FG676 and FC325 Package¹	0 < SSO <= 16				
20 MHz to 100 MHz	$\pm 1\% \times (1/F_{OUT_CCC})$)				ps
100 MHz to 400 MHz	150				ps
060 FG676 Package¹	0 < SSO <= 16				
20 MHz to 100 MHz	$\pm 1\% \times (1/F_{OUT_CCC})$)				ps
100 MHz to 400 MHz	150				ps
150 FC1152 Package¹	0 < SSO <= 16				
20 MHz to 100 MHz	$\pm 1\% \times (1/F_{OUT_CCC})$)				ps
100 MHz to 400 MHz	120				ps

1. SSO data is based on LVCMS 2.5 V MSIO and/or MSLOD bank I/Os.

The following table lists the SerDes reference clock AC specifications in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 299 • SerDes Reference Clock AC Specifications

Parameter	Symbol	Min	Max	Unit
Reference clock frequency	F_{REFCLK}	100	160	MHz
Reference clock rise time	T_{RISE}	0.6	4	V/ns
Reference clock fall time	T_{FALL}	0.6	4	V/ns
Reference clock duty cycle	T_{CYC}	40	60	%
Reference clock mismatch	$MMREFCLK$	-300	300	ppm
Reference spread spectrum clock	SSCref	0	5000	ppm

Table 300 • HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)

Parameter	Symbol	Min	Typ	Max	Unit
Recommended DC Operating Conditions					
Supply voltage	V_{DDI}	2.375	2.5	2.625	V
HCSL DC Input Voltage Specification					
DC Input voltage	V_I	0		2.625	V
HCSL Differential Voltage Specification					
Input common mode voltage	V_{ICM}	0.05		2.4	V
Input differential voltage	V_{IDIFF}	100		1100	mV

Table 301 • HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only)

Parameter	Symbol	Min	Typ	Max	Unit
HCSL AC Specifications					
Maximum data rate (for MSIO I/O bank)	F_{MAX}			350	Mbps
HCSL Impedance Specifications					
Termination resistance	R_t		100		Ω

2.3.31 SmartFusion2 Specifications

2.3.31.1 MSS Clock Frequency

The following table lists the maximum frequency for MSS main clock in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 302 • Maximum Frequency for MSS Main Clock

Symbol	Description	-1	-Std	Unit
M3_CLK	Maximum frequency for the MSS main clock	166	142	MHz

2.3.31.2 SmartFusion2 Inter-Integrated Circuit (I^2C) Characteristics

This section describes the DC and switching of the I^2C interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see [Figure 21](#), page 125.

The following table lists the I^2C characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

Table 303 • I²C Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input low voltage	V_{IL}	-0.3		0.8	V	See Single-Ended I/O Standards , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Input high voltage	V_{IH}	2		3.45	V	See Single-Ended I/O Standards , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$	V_{HYS}		0.05 × V_{DDI}		V	See Table 28 , page 23 for more information.
Input current high	I_{IL}			10	μA	See Single-Ended I/O Standards , page 24 for more information.
Input current low	I_{IH}			10	μA	See Single-Ended I/O Standards , page 24 for more information.
Input rise time	T_{ir}			1000	ns	Standard mode
				300	ns	Fast mode
Input fall time	T_{if}			300	ns	Standard mode
				300	ns	Fast mode
Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$	V_{OL}			0.4	V	See Single-Ended I/O Standards , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive.
Pin capacitance	C_{in}			10	pF	$V_{IN} = 0, f = 1.0\text{ MHz}$
Output fall time from $V_{IH\text{Min}}$ to $V_{IL\text{Max}}^1$	t_{OF}^1		21.04		ns	$V_{IH\text{min}} \text{ to } V_{IL\text{max}}, CLOAD = 400\text{ pF}$
			5.556		ns	$V_{IH\text{min}} \text{ to } V_{IL\text{max}}, CLOAD = 100\text{ pF}$
Output rise time from $V_{IL\text{Max}}$ to $V_{IH\text{Min}}^1$	t_{OR}^1		19.887		ns	$V_{IL\text{max}} \text{ to } V_{IH\text{min}}, CLOAD = 400\text{ pF}$
			5.218		ns	$V_{IL\text{max}} \text{ to } V_{IH\text{min}}, CLOAD = 100\text{ pF}$
Output buffer maximum pull-down resistance ^{2, 3}	$R_{pull-up}^{2,3}$			50	Ω	
Output buffer maximum pull-up resistance ^{2, 4}	$R_{pull-down}^{2,4}$			131.25	Ω	

2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 308 • MMUART Characteristics

Parameter	Description	-1	-Std	Unit
FMMUART_REF_CLK	Internally sourced MMUART reference clock frequency.	166	142	MHz
BAUDMMUARTTx	Maximum transmit baud rate	10.375	8.875	Mbps
BAUDMMUARTRx	Maximum receive baud rate	10.375	8.875	Mbps

2.3.35 IGLOO2 Specifications

2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 309 • Maximum Frequency for HPMS Main Clock

Symbol	Description	-1	-Std	Unit
HPMS_CLK	Maximum frequency for the HPMS main clock	166	142	MHz

2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI_0_CLK. For timing parameter definitions, see [Figure 23](#), page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 310 • SPI Characteristics for All Devices

Symbol	Description	Min	Typ	Max	Unit	Conditions
SPIFMAX	Maximum operating frequency of SPI interface			20	MHz	
sp1	SPI_[0 1]_CLK minimum period					
	SPI_[0 1]_CLK = PCLK/2	12			ns	
	SPI_[0 1]_CLK = PCLK/4	24.1			ns	
	SPI_[0 1]_CLK = PCLK/8	48.2			ns	
	SPI_[0 1]_CLK = PCLK/16	0.1			μs	
	SPI_[0 1]_CLK = PCLK/32	0.19			μs	
	SPI_[0 1]_CLK = PCLK/64	0.39			μs	
	SPI_[0 1]_CLK = PCLK/128	0.77			μs	