

Welcome to [E-XFL.COM](#)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | ARM® Cortex®-M3 |
| Flash Size | 128KB |
| RAM Size | 64KB |
| Peripherals | - |
| Connectivity | CANbus, Ethernet, I²C, SPI, UART/USART, USB |
| Speed | 166MHz |
| Primary Attributes | FPGA - 5K Logic Modules |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 256-LFBGA |
| Supplier Device Package | 256-FPBGA (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m2s005s-vf256i |

Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices (continued)

| Device | Still Air | 1.0 m/s | 2.5 m/s | θ_{JB} | θ_{JC} | Unit |
|------------|-----------|---------------|---------|---------------|---------------|------|
| | | θ_{JA} | | | | |
| 150 | | | | | | |
| FC1152 | 9.08 | 6.81 | 5.87 | 2.56 | 0.38 | °C/W |
| FCS536 | 15.01 | 12.06 | 10.76 | 3.69 | 1.55 | °C/W |
| FCV484 | 16.21 | 13.11 | 11.84 | 6.73 | 0.10 | °C/W |

2.3.1.2.1 Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in the actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package with another.

The maximum power dissipation allowed is calculated using EQ4.

$$\text{Maximum power allowed} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100 °C. EQ5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050T-FG896 package at commercial temperature and in still air, where:

$$\theta_{JA} = 14.7 \text{ °C/W} \text{ (taken from Table 9, page 10).}$$

$$T_A = 85 \text{ °C}$$

$$\text{Maximum power allowed} = \frac{100 \text{ °C} - 85 \text{ °C}}{14.7 \text{ °C/W}} = 1.088 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink may be attached to the top of the case, or the airflow inside the system must be increased.

2.3.1.2.2 Theta-JB

Junction-to-board thermal resistance (θ_{JB}) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from the junction to the board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

2.3.1.2.3 Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable to packages used with external heat sinks. Constant temperature is applied to the surface, which acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

2.3.1.3 ESD Performance

See *RT0001: Microsemi Corporation - SoC Products Reliability Report* for information about ESD.

2.3.2 Power Consumption

The following sections describe the power consumptions of the devices.

2.3.2.1 Quiescent Supply Current

Table 10 • Quiescent Supply Current Characteristics

| Power Supplies/Blocks | Modes and Configurations | |
|---|--------------------------|--------------|
| | Non-Flash*Freeze | Flash*Freeze |
| FPGA Core | On | Off |
| V _{DD} /SERDES_[01]_VDD ¹ | On | On |
| V _{PP} /V _{PPNVM} | On | On |
| HPMS_MDDR_PLL_VDDA/FDDR_PLL_VDDA/ CCC_XX[01]_PLL_VDDA/PLL0_PLL1_HPMs_MDDR_VDD A | 0 V | 0 V |
| SERDES_[01]_PLL_VDDA ² | 0 V | 0 V |
| SERDES_[01]_L[0123]_VDDAPLL/VDD_2V5 ² | On | On |
| SERDES_[01]_L[0123]_VDDAIIO ² | On | On |
| V _{DDI} ^{3, 4} | On | On |
| V _{REF} x | On | On |
| MSSDDR CLK | 32 kHz | 32 kHz |
| RAM | On | Sleep state |
| System controller | 50 MHz | 50 MHz |
| 50 MHz oscillator (enable/disable) | Enable | Disabled |
| 1 MHz oscillator (enable/disable) | Disabled | Disabled |
| Crystal oscillator (enable/disable) | Disabled | Disabled |

1. SERDES_[01]_VDD Power Supply is shorted to V_{DD}.
2. SerDes and DDR blocks to be unused.
3. V_{DDI} has been set to ON for test conditions as described. Banks on the east side should always be powered with the appropriate V_{DDI} bank supplies. For details on bank power supplies, see “Recommendation for Unused Bank Supplies” table in the AC393: *SmartFusion2 and IGLOO2 Board Design Guidelines Application Note*.
4. No Differential (that is to say, LVDS) I/Os or ODT attributes to be used.

Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current (V_{DD} = 1.2 V) – Typical Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|------------------|------|------|------|-------|-------|-------|-------|------|--------------------------------------|
| IDC1 | Non-Flash*Freeze | 6.2 | 6.9 | 8.9 | 13.1 | 15.3 | 15.4 | 27.5 | mA | Typical (T _J = 25 °C) |
| | | 24.0 | 28.4 | 40.6 | 67.8 | 80.6 | 81.4 | 144.7 | mA | Commercial (T _J = 85 °C) |
| | | 35.2 | 41.9 | 60.5 | 102.1 | 121.4 | 122.6 | 219.1 | mA | Industrial (T _J = 100 °C) |

Table 34 • LVTTL/LVC MOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)

| Parameter | Symbol | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point for data path | V _{TRIP} | 1.4 | V |
| Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | R _{ENT} | 2K | Ω |
| Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | C _{ENT} | 5 | pF |
| Capacitive loading for data path (T _{DP}) | C _{LOAD} | 5 | pF |

Table 35 • LVTTL/LVC MOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank

| Output Drive Selection | V _{OH} (V) | V _{OL} (V) | I _{OH} (at V _{OH}) mA | I _{OL} (at V _{OL}) mA |
|------------------------|------------------------|------------------------|---|---|
| 2 mA | V _{DDI} – 0.4 | 0.4 | 2 | 2 |
| 4 mA | V _{DDI} – 0.4 | 0.4 | 4 | 4 |
| 8 mA | V _{DDI} – 0.4 | 0.4 | 8 | 8 |
| 12 mA | V _{DDI} – 0.4 | 0.4 | 12 | 12 |
| 16 mA | V _{DDI} – 0.4 | 0.4 | 16 | 16 |
| 20 mA | V _{DDI} – 0.4 | 0.4 | 20 | 20 |

Note: For a detailed I/V curve, use the corresponding IBIS models:
www.microsemi.com/soc/download/ibis/default.aspx.

AC Switching Characteristics

Worst commercial-case conditions: T_J = 85 °C, V_{DD} = 1.14 V, V_{DDI} = 3.0 V

Table 36 • LVTTL/LVC MOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)

| On-Die Termination (ODT) | T _{TPY} | | | | T _{TPYS} | Unit |
|-----------------------------|------------------|-------|-------|-------|-------------------|------|
| | -1 | -Std | -1 | -Std | | |
| None | 2.262 | 2.663 | 2.289 | 2.695 | ns | |

Table 37 • LVTTL/LVC MOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)

| Output Drive Selection | Slew Control | T _{DP} | | | T _{ZL} | | | T _{ZH} | | | T _{HZ} ¹ | | | T _{LZ} ¹ | | | Unit | | | | | |
|------------------------------|-----------------|-----------------|-------|-------|-----------------|-------|-------|-----------------|-------|-------|------------------------------|-------|-------|------------------------------|-------|-------|-------|-------|-------|-------|-------|----|
| | | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | ns | | | | | | |
| 2 mA | Slow | 3.192 | 3.755 | 3.47 | 4.083 | 2.969 | 3.494 | 1.856 | 2.183 | 3.337 | 3.926 | 2.052 | 2.414 | 2.107 | 2.479 | 2.162 | 2.544 | 5.75 | 6.764 | 5.445 | 6.406 | ns |
| 4 mA | Slow | 2.331 | 2.742 | 2.673 | 3.145 | 2.526 | 2.973 | 3.034 | 3.569 | 4.451 | 5.236 | 2.135 | 2.511 | 2.33 | 2.741 | 2.297 | 2.703 | 4.532 | 5.331 | 4.825 | 5.676 | ns |
| 8 mA | Slow | 2.052 | 2.414 | 2.107 | 2.479 | 2.162 | 2.544 | 5.75 | 6.764 | 5.445 | 6.406 | 2.062 | 2.425 | 2.072 | 2.438 | 2.145 | 2.525 | 5.993 | 7.05 | 5.625 | 6.618 | ns |
| 12 mA | Slow | 2.148 | 2.527 | 1.999 | 2.353 | 2.088 | 2.458 | 6.262 | 7.367 | 5.876 | 6.913 | 2.135 | 2.511 | 2.33 | 2.741 | 2.297 | 2.703 | 4.532 | 5.331 | 4.825 | 5.676 | ns |
| 16 mA | Slow | 2.148 | 2.527 | 1.999 | 2.353 | 2.088 | 2.458 | 6.262 | 7.367 | 5.876 | 6.913 | 2.135 | 2.511 | 2.33 | 2.741 | 2.297 | 2.703 | 4.532 | 5.331 | 4.825 | 5.676 | ns |
| 20 mA | Slow | 2.148 | 2.527 | 1.999 | 2.353 | 2.088 | 2.458 | 6.262 | 7.367 | 5.876 | 6.913 | 2.135 | 2.511 | 2.33 | 2.741 | 2.297 | 2.703 | 4.532 | 5.331 | 4.825 | 5.676 | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

Table 53 • LVC MOS 1.8 V AC Calibrated Impedance Option

| Parameter | Symbol | Typ | Unit |
|---|----------------------|---------------------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | R _{ODT_CAL} | 75, 60, 50, 33, 25, 20 | Ω |

Table 54 • LVC MOS 1.8 V AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point for data path | V _{TRIP} | 0.9 | V |
| Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | R _{ENT} | 2k | Ω |
| Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , C _{ENT} T _{LZ}) | | 5 | pF |
| Capacitive loading for data path (T _{DP}) | C _{LOAD} | 5 | pF |

Table 55 • LVC MOS 1.8 V Transmitter Drive Strength Specifications

| Output Drive Selection | | | V _{OH} (V) | V _{OL} (V) | I _{OH} (at V _{OH}) mA | I _{OL} (at V _{OL}) mA |
|------------------------|----------------|--------------------|-------------------------|---------------------|---|---|
| MSIO I/O Bank | MSIOD I/O Bank | DDRIO I/O Bank | Min | Max | | |
| 2 mA | 2 mA | 2 mA | V _{DDI} – 0.45 | 0.45 | 2 | 2 |
| 4 mA | 4 mA | 4 mA | V _{DDI} – 0.45 | 0.45 | 4 | 4 |
| 6 mA | 6 mA | 6 mA | V _{DDI} – 0.45 | 0.45 | 6 | 6 |
| 8 mA | 8 mA | 8 mA | V _{DDI} – 0.45 | 0.45 | 8 | 8 |
| 10 mA | 10 mA | 10 mA | V _{DDI} – 0.45 | 0.45 | 10 | 10 |
| 12 mA | | 12 mA | V _{DDI} – 0.45 | 0.45 | 12 | 12 |
| | | 16 mA ¹ | V _{DDI} – 0.45 | 0.45 | 16 | 16 |

1. 16 mA drive strengths, all slews, meets LPDDR JEDEC electrical compliance.

AC Switching Characteristics

Worst commercial-case conditions: T_J = 85 °C, V_{DD} = 1.14 V, V_{DDI} = 1.71 V

Table 56 • LVC MOS 1.8 V Receiver Characteristics (Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | | | T _{PYS} | |
|--|-----------------|-------|-------|-------|------------------|----|
| | -1 | -Std | -1 | -Std | Unit | |
| LVC MOS 1.8 V (for DDRIO I/O bank with Fixed Codes) | None | 1.968 | 2.315 | 2.099 | 2.47 | ns |
| | None | 2.898 | 3.411 | 2.883 | 3.393 | ns |
| | 50 | 3.05 | 3.59 | 3.044 | 3.583 | ns |
| LVC MOS 1.8 V (for MSIO I/O bank) | 75 | 2.999 | 3.53 | 2.987 | 3.516 | ns |
| | 150 | 2.947 | 3.469 | 2.933 | 3.452 | ns |
| | None | 2.611 | 3.071 | 2.598 | 3.057 | ns |
| | 50 | 2.775 | 3.264 | 2.775 | 3.265 | ns |
| LVC MOS 1.8 V (for MSIOD I/O bank) | 75 | 2.72 | 3.2 | 2.712 | 3.19 | ns |
| | 150 | 2.666 | 3.137 | 2.655 | 3.123 | ns |

2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

Minimum and Maximum DC/AC Input and Output Levels Specification

Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage | V_{DDI} | 2.375 | 2.5 | 2.625 | V |
| Termination voltage | V_{TT} | 1.164 | 1.250 | 1.339 | V |
| Input reference voltage | V_{REF} | 1.164 | 1.250 | 1.339 | V |

Table 104 • DDR1/SSTL2 DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high | V_{IH} (DC) | $V_{REF} + 0.15$ | 2.625 | V |
| DC input logic low | V_{IL} (DC) | -0.3 | $V_{REF} - 0.15$ | V |
| Input current high ¹ | I_{IH} (DC) | | | |
| Input current low ¹ | I_{IL} (DC) | | | |

1. See Table 24, page 22.

Table 105 • DDR1/SSTL2 DC Output Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|---|----------------------|------------------|------------------|------|
| SSTL2 Class I (DDR Reduced Drive) | | | | |
| DC output logic high | V_{OH} | $V_{TT} + 0.608$ | | V |
| DC output logic low | V_{OL} | | $V_{TT} - 0.608$ | V |
| Output minimum source DC current | I_{OH} at V_{OH} | 8.1 | | mA |
| Output minimum sink current | I_{OL} at V_{OL} | -8.1 | | mA |
| SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only | | | | |
| DC output logic high | V_{OH} | $V_{TT} + 0.81$ | | V |
| DC output logic low | V_{OL} | | $V_{TT} - 0.81$ | V |
| Output minimum source DC current | I_{OH} at V_{OH} | 16.2 | | mA |
| Output minimum sink current | I_{OL} at V_{OL} | -16.2 | | mA |

Table 106 • DDR1/SSTL2 DC Differential Voltage Specification

| Parameter | Symbol | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | V_{ID} (DC) | 0.3 | V |

Table 128 • DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers)

| | T_{DP} | | T_{ZL} | | T_{ZH} | | T_{HZ} | | T_{LZ} | | Unit |
|---|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
| | -1 | -Std | |
| SSTL18 Class I (for DDRIO I/O Bank) | | | | | | | | | | | |
| Single-ended | 2.383 | 2.804 | 2.23 | 2.623 | 2.229 | 2.622 | 2.202 | 2.591 | 2.201 | 2.59 | ns |
| Differential | 2.413 | 2.84 | 2.797 | 3.29 | 2.797 | 3.29 | 2.282 | 2.685 | 2.282 | 2.685 | ns |
| SSTL18 Class II (for DDRIO I/O Bank) | | | | | | | | | | | |
| Single-ended | 2.281 | 2.683 | 2.196 | 2.584 | 2.195 | 2.583 | 2.171 | 2.555 | 2.17 | 2.554 | ns |
| Differential | 2.315 | 2.724 | 2.698 | 3.173 | 2.698 | 3.173 | 2.242 | 2.639 | 2.242 | 2.639 | ns |

2.3.6.5 Stub-Series Terminated Logic 1.5 V (SSTL15)

SSTL15 Class I and Class II are supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR3) standard. IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

Minimum and Maximum DC/AC Input and Output Levels Specification

The following table lists the SSTL15 DC voltage specifications for DDRIO bank.

Table 129 • SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only)

| Parameter | Symbol | Min | Typ | Max | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage | V_{DDI} | 1.425 | 1.5 | 1.575 | V |
| Termination voltage | V_{TT} | 0.698 | 0.750 | 0.803 | V |
| Input reference voltage | V_{REF} | 0.698 | 0.750 | 0.803 | V |

Table 130 • SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only)

| Parameter | Symbol | Min | Max | Unit |
|---------------------------------|---------------|-----------------|-----------------|------|
| DC input logic high | $V_{IH}(DC)$ | $V_{REF} + 0.1$ | 1.575 | V |
| DC input logic low | $V_{IL}(DC)$ | -0.3 | $V_{REF} - 0.1$ | V |
| Input current high ¹ | I_{IH} (DC) | | | |
| Input current low ¹ | I_{IL} (DC) | | | |

1. See Table 24, page 22.

Table 185 • M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | V_{OH} | 1.25 | 1.425 | 1.6 | V |
| DC output logic low | V_{OL} | 0.9 | 1.075 | 1.25 | V |

Table 186 • M-LVDS Differential Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|--|-----------|-----|------|------|
| Differential output voltage swing (for MSIO I/O bank only) | V_{OD} | 300 | 650 | mV |
| Output common mode voltage (for MSIO I/O bank only) | V_{OCM} | 0.3 | 2.1 | V |
| Input common mode voltage | V_{ICM} | 0.3 | 1.2 | V |
| Input differential voltage | V_{ID} | 50 | 2400 | mV |

Table 187 • M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank

| Parameter | Symbol | Max | Unit | Conditions |
|-------------------|-----------|-----|------|---|
| Maximum data rate | D_{MAX} | 500 | Mbps | AC loading: 2 pF / 100 Ω differential load |

Table 188 • M-LVDS AC Impedance Specifications

| Parameter | Symbol | Typ | Unit |
|------------------------|--------|-----|----------|
| Termination resistance | R_T | 50 | Ω |

Table 189 • M-LVDS AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|--|------------|-------------|----------|
| Measuring/trip point for data path | V_{TRIP} | Cross point | V |
| Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | R_{ENT} | 2K | Ω |
| Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | C_{ENT} | 5 | pF |

AC Switching CharacteristicsWorst commercial-case conditions: $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$ **Table 190 • M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | T_{PY} | | |
|--------------------------|----------|-------|------|
| | -1 | -Std | Unit |
| None | 2.738 | 3.221 | ns |
| 100 | 2.735 | 3.218 | ns |

Table 198 • Mini-LVDS AC Impedance Specifications

| Parameter | Symbol | Typ | Unit |
|------------------------|----------------|-----|------|
| Termination resistance | R _T | 100 | Ω |

Table 199 • Mini-LVDS AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|---|-------------------|-------------|------|
| Measuring/trip point for data path | V _{TRIP} | Cross point | V |
| Resistance for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | R _{ENT} | 2K | Ω |
| Capacitive loading for enable path (T _{ZH} , T _{ZL} , T _{HZ} , T _{LZ}) | C _{ENT} | 5 | pF |

AC Switching Characteristics

Worst commercial-case conditions: T_J = 85 °C, V_{DD} = 1.14 V, V_{DDI} = 2.375 V.

Table 200 • Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.855 | 3.359 | ns |
| 100 | 2.85 | 3.353 | ns |
| None | 2.602 | 3.061 | ns |
| 100 | 2.597 | 3.055 | ns |

Table 201 • Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)

| T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | Unit |
|-----------------|-----------------|-----------------|-----------------|-----------------|---------------------------------|
| -1 | -Std | -1 | -Std | -1 | -Std |
| 2.097 | 2.467 | 2.308 | 2.715 | 2.296 | 2.701 1.964 2.31 1.949 2.293 ns |

Table 202 • Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)

| | T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | Unit |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------------------------|
| | -1 | -Std | -1 | -Std | -1 | -Std |
| No pre-emphasis | 1.614 | 1.899 | 1.562 | 1.837 | 1.553 | 1.826 1.593 1.874 1.578 1.856 ns |
| Min pre-emphasis | 1.604 | 1.887 | 1.745 | 2.053 | 1.731 | 2.036 1.892 2.225 1.861 2.189 ns |
| Med pre-emphasis | 1.521 | 1.79 | 1.753 | 2.062 | 1.737 | 2.043 1.9 2.235 1.868 2.197 ns |
| Max pre-emphasis | 1.492 | 1.754 | 1.762 | 2.073 | 1.745 | 2.052 1.91 2.247 1.876 2.206 ns |

2.3.7.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.

Minimum and Maximum Input and Output Levels

Table 203 • RSDS Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | V_{DDI} | 2.375 | 2.5 | 2.625 | V |

Table 204 • RSDS DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|------------------|--------|-----|-------|------|
| DC input voltage | V_I | 0 | 2.925 | V |

Table 205 • RSDS DC Output Voltage Specification

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | V_{OH} | 1.25 | 1.425 | 1.6 | V |
| DC output logic low | V_{OL} | 0.9 | 1.075 | 1.25 | V |

Table 206 • RSDS Differential Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|-----------------------------------|-----------|-----|-----|------|
| Differential output voltage swing | V_{OD} | 100 | 600 | mV |
| Output common mode voltage | V_{OCM} | 0.5 | 1.5 | V |
| Input common mode voltage | V_{ICM} | 0.3 | 1.5 | V |
| Input differential voltage | V_{ID} | 100 | 600 | mV |

Table 207 • RSDS Minimum and Maximum AC Switching Speed

| Parameter | Symbol | Max | Unit | Conditions |
|--|-----------|-----|------|---|
| Maximum data rate (for MSIO I/O bank) | D_{MAX} | 520 | Mbps | AC loading: 2 pF / 100 Ω differential load |
| Maximum data rate (for MSIOD I/O bank) | D_{MAX} | 700 | Mbps | AC loading: 2 pF / 100 Ω differential load |

Table 208 • RSDS AC Impedance Specifications

| Parameter | Symbol | Typ | Unit |
|------------------------|--------|-----|----------|
| Termination resistance | R_T | 100 | Ω |

Table 209 • RSDS AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|--|------------|-------------|----------|
| Measuring/trip point for data path | V_{TRIP} | Cross point | V |
| Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | R_{ENT} | 2K | Ω |
| Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | C_{ENT} | 5 | pF |

AC Switching Characteristics

Worst commercial-case conditions: $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$.

Table 210 • RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.855 | 3.359 | ns |
| 100 | 2.85 | 3.353 | ns |

Table 211 • RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)

| On-Die Termination (ODT) | T _{PY} | | |
|--------------------------|-----------------|-------|------|
| | -1 | -Std | Unit |
| None | 2.602 | 3.061 | ns |
| 100 | 2.597 | 3.055 | ns |

Table 212 • RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)

| T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-------|-------|-------|------|------|
| -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | Unit |
| 2.097 | 2.467 | 2.303 | 2.709 | 2.291 | 2.695 | 1.961 | 2.307 | 1.947 | 2.29 | ns |

Table 213 • RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)

| | T _{DP} | T _{ZL} | T _{ZH} | T _{HZ} | T _{LZ} | | | | | | |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------|-------|-------|-------|-------|------|
| | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | Unit |
| No pre-emphasis | 1.614 | 1.899 | 1.559 | 1.834 | 1.55 | 1.823 | 1.59 | 1.87 | 1.575 | 1.852 | ns |
| Min pre-emphasis | 1.604 | 1.887 | 1.742 | 2.05 | 1.728 | 2.032 | 1.889 | 2.222 | 1.858 | 2.185 | ns |
| Med pre-emphasis | 1.521 | 1.79 | 1.753 | 2.062 | 1.737 | 2.043 | 1.9 | 2.235 | 1.868 | 2.197 | ns |
| Max pre-emphasis | 1.492 | 1.754 | 1.762 | 2.073 | 1.745 | 2.052 | 1.91 | 2.247 | 1.876 | 2.206 | ns |


2.3.7.6 LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

Minimum and Maximum Input and Output Levels (Applicable to MSIO I/O Bank Only)


Table 214 • LVPECL Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | V_{DDI} | 3.15 | 3.3 | 3.45 | V |

Figure 7 • I/O Register Input Timing Diagram

2.3.9.2 Input DDR Timing Diagram

Figure 11 • Input DDR Timing Diagram



2.3.9.3 Timing Characteristics

The following table lists the input DDR propagation delays in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 221 • Input DDR Propagation Delays

| Symbol | Description | Measuring Nodes (from, to) | -1 | -Std | Unit |
|-----------------|---|-------------------------------|-------|-------|------|
| $T_{DDRICKQ1}$ | Clock-to-Out Out_QR for input DDR | B, C | 0.16 | 0.188 | ns |
| $T_{DDRICKQ2}$ | Clock-to-Out Out_QF for input DDR | B, D | 0.166 | 0.195 | ns |
| $T_{DDRISUD}$ | Data setup for input DDR | A, B | 0.357 | 0.421 | ns |
| T_{DDRIHD} | Data hold for input DDR | A, B | 0 | 0 | ns |
| T_{DDRISE} | Enable setup for input DDR | E, B | 0.46 | 0.542 | ns |
| T_{DDRIHE} | Enable hold for input DDR | E, B | 0 | 0 | ns |
| $T_{DDRISULN}$ | Synchronous load setup for input DDR | G, B | 0.46 | 0.542 | ns |
| $T_{DDRIHSLN}$ | Synchronous load hold for input DDR | G, B | 0 | 0 | ns |
| $T_{DDRIAL2Q1}$ | Asynchronous load-to-out QR for input DDR | F, C | 0.587 | 0.69 | ns |
| $T_{DDRIAL2Q2}$ | Asynchronous load-to-out QF for input DDR | F, D | 0.541 | 0.636 | ns |
| $T_{DDRIREMAL}$ | Asynchronous load removal time for input DDR | F, B | 0 | 0 | ns |
| $T_{DDRIRECAL}$ | Asynchronous load recovery time for input DDR | F, B | 0.074 | 0.087 | ns |

2.3.17 Non-Deterministic Random Bit Generator (NRBG) Characteristics

For more information about NRBG, see *AC407: Using NRBG Services in SmartFusion2 and IGLOO2 Devices Application Note*. The following table lists the NRBG in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 275 • Non-Deterministic Random Bit Generator (NRBG)

| Service | Timing | Unit | Conditions | |
|--|--|-------------|------------------------------|-------------------------|
| | | | Prediction Resistance | Additional Input |
| Instantiate | 85 | ms | OFF | X |
| Generate (after Instantiate) ¹ | 4.5 ms + (6.25 us/byte x No. of Bytes) | | OFF | 0 |
| | 6.0 ms + (6.25 us/byte x No. of Bytes) | | OFF | 64 |
| | 7.0 ms + (6.25 us/byte x No. of Bytes) | | OFF | 128 |
| Generate (after Instantiate) | 47 | ms | ON | X |
| Generate (subsequent) ¹ | 0.5 ms + (6.25 us/byte x No. of Bytes) | | OFF | 0 |
| | 2.0 ms + (6.25 us/byte x No. of Bytes) | | OFF | 64 |
| | 3.0 ms + (6.25 us/byte x No. of Bytes) | | OFF | 128 |
| Generate (subsequent) | 43 | ms | ON | X |
| Reseed | 40 | ms | | |
| Uninstantiate | 0.16 | ms | | |
| Reset | 0.10 | ms | | |
| Self test | 20 | ms | First time after power-up | |
| | 6 | ms | Subsequent | |

1. If PUF_OFF, generate will incur additional PUF delay time for consecutive service calls.

2.3.18 Cryptographic Block Characteristics

For more information about cryptographic block and associated services, see *AC410: Using AES System Services in SmartFusion2 and IGLOO2 Devices Application Note* and *AC432: Using SHA-256 System Services in SmartFusion2 and IGLOO2 Devices Application Note*.

The following table lists the cryptographic block characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 276 • Cryptographic Block Characteristics

| Service | Conditions | Timing | Unit |
|--|---|---------------|-------------|
| Any service | First certificate check penalty at boot | 11.5 | ms |
| AES128/256 (encoding / decoding) ¹ | 100 blocks up to 64k blocks | 700 | kbps |

Table 276 • Cryptographic Block Characteristics (continued)

| Service | Conditions | Timing | Unit |
|--------------------------|-------------------|---------------|-------------|
| SHA256 | 512 bits | 540 | kbytes |
| | 1024 bits | 780 | kbytes |
| | 2048 bits | 950 | kbytes |
| | 24 kbytes | 1140 | kbytes |
| HMAC | 512 bytes | 820 | kbytes |
| | 1024 bytes | 890 | kbytes |
| | 2048 bytes | 930 | kbytes |
| | 24 kbytes | 980 | kbytes |
| KeyTree | | 1.8 | ms |
| Challenge-response | PUF = OFF | 25 | ms |
| | PUF = ON | 7 | ms |
| ECC point multiplication | | 590 | ms |
| ECC point addition | | 8 | ms |

1. Using cypher block chaining (CBC) mode.

2.3.19 Crystal Oscillator

The following table describes the electrical characteristics of the crystal oscillator in the IGLOO2 FPGA and SmartFusion2 SoC FPGAs.

Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|---|---------------|---------------------|---------------------|------------|-------------|--|
| Operating frequency | FXTAL | | 20 | | MHz | |
| Accuracy | ACCXTAL | | 0.0047 | 0.0058 | % | 005, 010, 025, 050, 060, and 090 devices |
| | | | | | % | 150 devices |
| Output duty cycle | CYCXTAL | 49–51 | 47–53 | | % | |
| Output period jitter (peak to peak) | JITPERXTAL | 200 | 300 | | ps | |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL | 200 | 300 | 410 | ps | 010, 025, 050, and 060 devices |
| | | | | | ps | 150 devices |
| | | | | | ps | 005 and 090 devices |
| Operating current | IDYNXTAL | 1.5 | | 550 | mA | 010, 050, and 060 devices |
| | | | | | mA | 005, 025, 090, and 150 devices |
| Input logic level high | VIHXTAL | 0.9 V _{PP} | | | V | |
| Input logic level low | VILXTAL | | 0.1 V _{PP} | | V | |

Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|--|--------|-----|-----|-----|--------------------------------|--------------------------------|
| Startup time (with regard to stable oscillator output) | SUXTAL | | 0.8 | ms | 005, 010, 025, and 050 devices | 005, 010, 025, and 050 devices |
| | | | | | | 090 and 150 devices |

Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|--|------------|---------------------|-------|---------------------|------|-------------------------------------|
| Operating frequency | FXTAL | | 2 | | MHz | |
| Accuracy | ACCXTAL | | | 0.00105 | % | 050 devices |
| | | | | 0.003 | % | 005, 010, 025, 090, and 150 devices |
| | | | | 0.004 | % | 060 devices |
| Output duty cycle | CYCXTAL | 49–51 | 47–53 | | % | |
| Output period jitter (peak to peak) | JITPERXTAL | 1 | 5 | ns | | |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL | | 1 | 5 | ns | |
| Operating current | IDYNXTAL | | 0.3 | | mA | |
| Input logic level high | VIHXTAL | 0.9 V _{PP} | | | V | |
| Input logic level low | VILXTAL | | | 0.1 V _{PP} | V | |
| Startup time (with regard to stable oscillator output) | SUXTAL | | | 4.5 | ms | 010 and 050 devices |
| | | | | 5 | ms | 005 and 025 devices |
| | | | | 7 | ms | 090 and 150 devices |

Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|--|------------|---------------------|-------|---------------------|------|--|
| Operating frequency | FXTAL | | 32 | | kHz | |
| Accuracy | ACCXTAL | | | 0.004 | % | 005, 010, 025, 050, 060, and 090 devices |
| | | | | 0.005 | % | 150 devices |
| Output duty cycle | CYCXTAL | 49–51 | 47–53 | | % | |
| Output period jitter (peak to peak) | JITPERXTAL | 150 | 300 | ns | | |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL | 150 | 300 | ns | | |
| Operating current | IDYNXTAL | | | 0.044 | mA | 010 and 050 devices |
| | | | | 0.060 | mA | 005, 025, 060, 090, and 150 devices |
| Input logic level high | VIHXTAL | 0.9 V _{PP} | | | V | |
| Input logic level low | VILXTAL | | | 0.1 V _{PP} | V | |
| Startup time (with regard to stable oscillator output) | SUXTAL | | | 115 | ms | 005, 025, 050, 090, and 150 devices |
| | | | | 126 | ms | 010 devices |

The following table lists the system controller characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.


Table 286 • System Controller SPI Characteristics for All Devices

| Symbol | Description | Conditions | Min | Typ | Unit |
|------------------|---|---|------------|------------|-------------|
| sp1 | SC_SPI_SCK minimum period | | 20 | | ns |
| sp2 | SC_SPI_SCK minimum pulse width high | | 10 | | ns |
| sp3 | SC_SPI_SCK minimum pulse width low | | 10 | | ns |
| sp4 ¹ | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS rise time (10%–90%) 1 | I/O configuration: LVTTL 3.3 V– 20 mA AC loading: 35 pF Test conditions: Typical voltage, 25 °C | | 1.239 | ns |
| sp5 ¹ | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS fall time (10%–90%) 1 | I/O configuration: LVTTL 3.3 V– 20 mA AC loading: 35 pF Test conditions: Typical voltage, 25 °C | | 1.245 | ns |
| sp6 | Data from master (SC_SPI_SDO) setup time | | 160 | | ns |
| sp7 | Data from master (SC_SPI_SDO) hold time | | 160 | | ns |
| sp8 | SC_SPI_SDI setup time | | 20 | | ns |
| sp9 | SC_SPI_SDI hold time | | 20 | | ns |

- For specific Rise/Fall Times, board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>. Use the supported I/O Configurations for the System Controller SPI in the following table.

Table 287 • Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)

| Voltage Supply | I/O Drive Configuration | Unit |
|-----------------------|--------------------------------|-------------|
| 3.3 V | 20 | mA |
| 2.5 V | 16 | mA |
| 1.8 V | 12 | mA |
| 1.5 V | 8 | mA |
| 1.2 V | 4 | mA |

Figure 20 • DEVRST_N to Functional Timing Diagram for IGLOO2

2.3.27 Flash*Freeze Timing Characteristics

The following table lists the Flash*Freeze entry and exit times in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 293 • Flash*Freeze Entry and Exit Times

| Parameter | Symbol | Entry/Exit Timing FCLK = 100MHz | | Entry/Exit Timing FCLK = 3 MHz | | |
|--|-----------|------------------------------------|-----|--------------------------------------|------|---|
| | | 150 | 050 | All Devices | Unit | Conditions |
| Entry time | TFF_ENTRY | 160 | 150 | 320 | μs | eNVM and MSS/HPMS PLL = ON |
| | | 215 | 200 | 430 | μs | eNVM and MSS/HPMS PLL = OFF |
| Exit time with respect to the MSS PLL Lock | TFF_EXIT | 100 | 100 | 140 | μs | eNVM and MSS/HPMS PLL = ON during F*F |
| | | 136 | 120 | 190 | μs | eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit |
| | | 200 | 200 | 285 | μs | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit |
| | | 200 | 200 | 285 | μs | eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit |

The following table lists the receiver pa in worst-case industrial conditions when $T_J = 100 \text{ }^{\circ}\text{C}$, $V_{DD} = 1.14 \text{ V}$.

Table 297 • Receiver Parameters

| Symbol | Description | Min | Typ | Max | Unit |
|----------------------|--|------------|------------|------------|---------------|
| VRX-IN-PP-CC | Differential input peak-to-peak sensitivity (2.5 Gbps) | 0.238 | | 1.2 | V |
| | Differential input peak-to-peak sensitivity (2.5 Gbps, de-emphasized) | 0.219 | | 1.2 | V |
| | Differential input peak-to-peak sensitivity (5.0 Gbps) | 0.300 | | 1.2 | V |
| | Differential input peak-to-peak sensitivity (5.0 Gbps, de-emphasized) | 0.300 | | 1.2 | V |
| VRX-CM-AC-P | Input common mode range (AC coupled) | | | 150 | mV |
| ZRX-DIFF-DC | Differential input termination | 80 | 100 | 120 | Ω |
| REXT | External calibration resistor | 1,188 | 1,200 | 1,212 | Ω |
| CDR-LOCK-RST | CDR relock time from reset | | | 15 | μs |
| RLRX-DIFF | Return loss differential mode (2.5 Gbps) | -10 | | | dB |
| | Return loss differential mode (5.0 Gbps) 0.05 GHz to 1.25 GHz | -10 | | | dB |
| | 1.25 GHz to 2.5 GHz | -8 | | | dB |
| RLRX-CM | Return loss common mode (2.5 Gbps, 5.0 Gbps) | -6 | | | dB |
| RX-CID ¹ | CID limit PCIe Gen1/2 | | | 200 | UI |
| VRX-IDLE-DET-DIFF-PP | Signal detect limit | 65 | | 175 | mV |

1. AC-coupled, BER = e^{-12} , using synchronous clock.


Table 298 • SerDes Protocol Compliance

| Protocol | Maximum Data Rate (Gbps) | -1 | -Std |
|-----------------|---------------------------------|-----------|-------------|
| PCIe Gen 1 | 2.5 | Yes | Yes |
| PCIe Gen 2 | 5.0 | Yes | |
| XAUI | 3.125 | Yes | |
| Generic EPCS | 3.2 | Yes | |
| Generic EPCS | 2.5 | Yes | Yes |

Table 305 • SPI Characteristics for All Devices (continued)

| Symbol | Description | Min | Typ | Max | Unit | Conditions |
|--|---|--------------------------------|------------|------------|-------------|---|
| sp5 | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%– 90%) ¹ | | 2.906 | ns | | IO Configuration: LVC MOS 2.5 V-8 mA AC Loading: 35 pF Test Conditions: Typical Voltage, 25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) | | | | | | |
| sp6m | SPI_[0 1]_DO setup time ² | (SPI_x_CLK_period/2) – 8.0 | | ns | | |
| sp7m | SPI_[0 1]_DO hold time ² | (SPI_x_CLK_period/2) – 2.5 | | ns | | |
| sp8m | SPI_[0 1]_DI setup time ² | 12 | | ns | | |
| sp9m | SPI_[0 1]_DI hold time ² | 2.5 | | ns | | |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices) | | | | | | |
| sp6s | SPI_[0 1]_DO setup time ² | (SPI_x_CLK_period/2) – 17.0 | | ns | | |
| sp7s | SPI_[0 1]_DO hold time ² | (SPI_x_CLK_period/2) + 3.0 | | ns | | |
| sp8s | SPI_[0 1]_DI setup time ² | 2 | | ns | | |
| sp9s | SPI_[0 1]_DI hold time ² | 7 | | ns | | |
| SPI master configuration (applicable for 060, 090, and 150 devices) | | | | | | |
| sp6m | SPI_[0 1]_DO setup time ² | (SPI_x_CLK_period/2) – 7.0 | | ns | | |
| sp7m | SPI_[0 1]_DO hold time ² | (SPI_x_CLK_period/2) – 9.5 | | ns | | |
| sp8m | SPI_[0 1]_DI setup time ² | 15 | | ns | | |
| sp9m | SPI_[0 1]_DI hold time ² | -2.5 | | ns | | |
| SPI slave configuration (applicable for 060, 090, and 150 devices) | | | | | | |
| sp6s | SPI_[0 1]_DO setup time ² | (SPI_x_CLK_period/2) – 16.0 | | ns | | |
| sp7s | SPI_[0 1]_DO hold time ² | (SPI_x_CLK_period/2) - 3.5 | | ns | | |
| sp8s | SPI_[0 1]_DI setup time ² | 3 | | ns | | |
| sp9s | SPI_[0 1]_DI hold time ² | 2.5 | | ns | | |

1. For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. For allowable pclk configurations, see Serial Peripheral Interface Controller section in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)

2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 306 • CAN Controller Characteristics

| Parameter | Description | -1 | -Std | Unit |
|-------------------------|--|------|------|------|
| FCANREFCLK ¹ | Internally sourced CAN reference clock frequency | 160 | 136 | MHz |
| BAUDCANMAX | Maximum CAN performance baud rate | 1 | 1 | Mbps |
| BAUDCANMIN | Minimum CAN performance baud rate | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when $T_J = 100^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 307 • USB Characteristics

| Parameter | Description | -1 | -Std | Unit |
|------------|--|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166 | 142 | MHz |
| TUSBCLK | USB clock period | 16.66 | 16.66 | ns |
| TUSBPD | Clock to USB data propagation delay | 9.0 | 9.0 | ns |
| TUSBSU | Setup time for USB data | 6.0 | 6.0 | ns |
| TUSBHD | Hold time for USB data | 0 | 0 | ns |