

Welcome to [E-XFL.COM](#)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	ARM® Cortex®-M3
Flash Size	256KB
RAM Size	64KB
Peripherals	DDR, PCIe, SERDES
Connectivity	CANbus, Ethernet, I²C, SPI, UART/USART, USB
Speed	166MHz
Primary Attributes	FPGA - 10K Logic Modules
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	400-LFBGA
Supplier Device Package	400-VFBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s010-1vf400">https://www.e-xfl.com/product-detail/microchip-technology/m2s010-1vf400</a>

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated Table 24, page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added Non-Deterministic Random Bit Generator (NRBG) Characteristics, page 106 (SAR 73114 and 79517).
- Added 060 device in Table 282, page 110 (SAR 79860).
- Added DEVRST\_N to Functional Times, page 116 (SAR 73114).
- Added Cryptographic Block Characteristics, page 106 (SAR 73114 and 79516).
- Update Table 296, page 121 with VTX-AMP details (SAR 81756).
- Update note in Table 297, page 122 (SAR 74570 and 80677).
- Update Table 298, page 122 with generic EPICS details (SAR 75307).
- Added Table 308, page 129 (SAR 50424).

## 1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST\_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to *AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note*. (SAR 76865 and 76623).
- Added 060 device in Table 4, page 6 (SAR 76383).
- Updated Table 24, page 22 for ramp time input (SAR 72103).
- Added 060 device details in Table 284, page 112 (SAR 74927).
- Updated Table 290, page 116 for name change (SAR 74925).
- Updated Table 283, page 111 for 060 FG676 Package details (SAR 78849).
- Updated Table 305, page 126 for SmartFusion2 and Table 310, page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated Table 293, page 119 for Flash\*Freeze entry and exit times (SAR 75329, 75330).
- Updated Table 297, page 122 for RX-CID information (SAR 78271).
- Added Table 8, page 8 and Figure 1, page 9 (SAR 78932).
- Updated Table 223, page 76 for timing characteristics and Table 224, page 77 (SAR 75998).
- Added SRAM PUF, page 105 (SAR 64406).
- Added a footnote on digest cycle in Table 5, page 7 (SAR 79812).

## 1.3 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document.

- Added a note in Table 5, page 7 (SAR 71506).
- Added a note in Table 6, page 8 (SAR 74616).
- Added a note in Figure 3, page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in Table 11, page 12 and Table 12, page 13 (SAR 74483).
- Updated programming currents for 060 in Table 13, page 13, Table 14, page 13, and Table 15, page 14.
- Added DEVRST\_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in Table 18, page 19 and Table 21, page 20 (SAR 69829).
- Updated Table 24, page 22 (SAR 69418).
- Updated Table 25, page 22, Table 26, page 23, Table 27, page 23 (SAR 74570).
- Updated all AC/DC table to link to the Input Capacitance, Leakage Current, and Ramp Time, page 22 for reference (SAR 69418).

## 1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see Table 9, page 10 (SAR 62002).

## 1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- Table 1, page 4 was updated (SAR 59056).
- Table 7, page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – Table 5, page 7, Table 7, page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in Table 9, page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to Table 9, page 10 (SAR 59384).
- TQ144 package was added to Table 9, page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to Table 11, page 12 and Table 12, page 13 (SAR 59077).
- Table 13, page 13, Table 14, page 13, and Table 15, page 14 were added to verify Inrush currents (SAR 56348).
- Table 18, page 19 and Table 21, page 20 – I/O speeds were replaced.
- Max speed was changed in Table 41, page 26 (SAR 57221) and in Table 52, page 29 (SAR 57113).
- Minimum and Maximum DC/AC Input and Output Levels Specification, page 29 and Table 49, page 29–Table 57, page 31 were added.
- Added Cload to Table 89, page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement Table 123, page 47, Table 133, page 49, and Table 144, page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR\_IN latch in Figure 10, page 70 (SAR 61418).
- QF waveform in Figure 11, page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in Table 237, page 86–Table 243, page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the Embedded NVM (eNVM) Characteristics, page 104 was added. Table 277, page 107–Table 281, page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to Table 282, page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in Table 282, page 110 and Table 283, page 111 (SAR 60799).
- Device 025 specifications were added to Table 283, page 111 (SAR 51625).
- JTAG Table 284, page 112 was replaced (SAR 51188).
- Flash\*Freeze Table 293, page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in Table 300, page 123 and Table 301, page 123 (SAR 50748).
- Tir and Tif parameters were added to Table 303, page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

## 1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.

## 2 IGLOO2 FPGA and SmartFusion2 SoC FPGA

---

Microsemi's mainstream SmartFusion®2 SoC and IGLOO®2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated math blocks, multiple embedded memory blocks, and high-performance SerDes communication interfaces on a single chip. Both families benefit from low-power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to 5 MBs of embedded RAM, up to 16 SerDes lanes, and up to four PCI Express Gen 2 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 devices integrate an entire low-power, real-time microcontroller subsystem (MSS) with a rich set of industry-standard peripherals including Ethernet, USB, and CAN, while IGLOO2 devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

### 2.1 Device Status

The following table shows the design security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 1 • IGLOO2 and SmartFusion2 Design Security Densities**

Design Security Device Densities	Status
005	Production
010, 010T	Production
025, 025T	Production
050, 050T	Production
060, 060T	Production
090, 090T	Production
150, 150T	Production

The following table shows the data security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 2 • IGLOO2 and SmartFusion2 Data Security Densities**

Data Security Device Densities	Status
005S	Production
010TS	Production
025TS	Production
050TS	Production
060TS	Production
090TS	Production
150TS	Production

**Figure 1 • High Temperature Data Retention (HTR)**

### 2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to  $-1.0\text{ V}$  for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CC1} + 1.0\text{ V}$  for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

### 2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \quad EQ\ 1$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \quad EQ\ 2$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \quad EQ\ 3$$

### 2.3.5.5 Detailed I/O Characteristics

**Table 24 • Input Capacitance, Leakage Current, and Ramp Time**

Symbol	Description	Maximum	Unit	Conditions
$C_{IN}$	Input capacitance	10	pF	
$I_{IL} \text{ (dc)}$	Input current low (Applicable to HSTL/SSTL inputs only)	400	$\mu\text{A}$	$V_{DDI} = 2.5 \text{ V}$
		500	$\mu\text{A}$	$V_{DDI} = 1.8 \text{ V}$
		600	$\mu\text{A}$	$V_{DDI} = 1.5 \text{ V}^1$
$I_{IH} \text{ (dc)}$	Input current high (Applicable to all other digital inputs)	10	$\mu\text{A}$	
		400	$\mu\text{A}$	$V_{DDI} = 2.5 \text{ V}$
		500	$\mu\text{A}$	$V_{DDI} = 1.8 \text{ V}$
$T_{RAMPIN}^2$	Input ramp time (Applicable to all digital inputs)	600	$\mu\text{A}$	$V_{DDI} = 1.5 \text{ V}^1$
		10	$\mu\text{A}$	
		50	ns	

1. Applicable when I/O pair is programmed with an HSTL/SSTL I/O type on IOP and an un-terminated I/O type (LVCMOS, for example) on ION pad.
2. Voltage ramp must be monotonic.

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of DDRIO I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 25 • I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank**

$V_{DDI}$ Domain	R(WEAK PULL-UP) at $V_{OH} (\Omega)$		R(WEAK PULL-DOWN) at $V_{OL} (\Omega)$	
	Min	Max	Min	Max
2.5 V <sup>1, 2</sup>	10K	17.8K	9.98K	18K
1.8 V <sup>1, 2</sup>	10.3K	19.1K	10.3K	19.5K
1.5 V <sup>1, 2</sup>	10.6K	20.2K	10.6K	21.1K
1.2 V <sup>1, 2</sup>	11.1K	22.7K	11.2K	24.6K

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OL\text{spec}})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDI\text{max}} - V_{OH\text{spec}})/I(\text{WEAK PULL-UP MIN})$ .

### 2.3.5.6 Single-Ended I/O Standards

#### 2.3.5.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

LVCMOS is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC (JESD 8-5). The LVCMOS standards supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs are: LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33.

#### 2.3.5.6.2 3.3 V LVCMOS/LVTTL

LVCMOS 3.3 V or Low-Voltage Transistor-Transistor Logic (LVTTL) is a general standard for 3.3 V applications.

##### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 29 • LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	3.15	3.3	3.45	V

**Table 30 • LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
DC input logic high	$V_{IH}$ (DC)	2.0	3.45	V
DC input logic low	$V_{IL}$ (DC)	-0.3	0.8	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>1</sup>	$I_{IL}$ (DC)			

1. See Table 24, page 22.

**Table 31 • LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
DC output logic high <sup>1</sup>	$V_{OH}$	$V_{DDI} - 0.4$		V
DC output logic low <sup>1</sup>	$V_{OL}$		0.4	V

1. The  $V_{OH}/V_{OL}$  test points selected ensure compliance with LVCMOS 3.3 V JESD8-B requirements.

**Table 32 • LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
DC output logic high	$V_{OH}$	2.4		V
DC output logic low	$V_{OL}$		0.4	V

**Table 33 • LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for MSIO I/O bank)	$D_{MAX}$	600	Mbps	AC loading: 17 pF load, maximum drive/slew

**Table 82 • LVC MOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>			T <sub>PYS</sub>			Unit
	-1	-Std	-1	-Std	-1	-Std	
None	4.154	4.887	4.114	4.84	ns		
50	6.918	8.139	6.806	8.008	ns		
75	5.613	6.603	5.533	6.509	ns		
150	4.716	5.549	4.657	5.479	ns		

**Table 83 • LVC MOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	6.713	7.897	5.362	6.308	6.723	7.909	7.233	8.51	6.375	7.499	ns
	Medium	5.912	6.955	4.616	5.43	5.915	6.959	6.887	8.102	6.009	7.069	ns
	Medium fast	5.5	6.469	4.231	4.978	5.5	6.471	6.672	7.849	5.835	6.865	ns
	Fast	5.462	6.426	4.194	4.935	5.463	6.427	6.646	7.819	5.828	6.857	ns
4 mA	Slow	6.109	7.186	4.708	5.539	6.098	7.174	8.005	9.418	7.033	8.274	ns
	Medium	5.355	6.299	4.034	4.746	5.338	6.28	7.637	8.985	6.672	7.849	ns
	Medium fast	4.953	5.826	3.685	4.336	4.932	5.802	7.44	8.752	6.499	7.646	ns
	Fast	4.911	5.777	3.658	4.303	4.89	5.754	7.427	8.737	6.488	7.632	ns
6 mA	Slow	5.89	6.929	4.506	5.301	5.874	6.911	8.337	9.808	7.315	8.605	ns
	Medium	5.176	6.089	3.862	4.543	5.155	6.065	7.986	9.394	6.943	8.168	ns
	Medium fast	4.792	5.637	3.523	4.145	4.765	5.606	7.808	9.186	6.775	7.97	ns
	Fast	4.754	5.593	3.486	4.101	4.728	5.563	7.777	9.149	6.769	7.963	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 84 • LVC MOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

Output Drive Selection	Slew Control	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub> <sup>1</sup>		T <sub>LZ</sub> <sup>1</sup>		Unit
		-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
2 mA	Slow	6.746	7.937	7.458	8.774	8.172	9.614	9.867	11.608	8.393	9.874	ns
4 mA	Slow	7.068	8.315	6.678	7.857	7.474	8.793	10.986	12.924	9.043	10.638	ns

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 100 • HSTL AC Test Parameter Specification**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V <sub>TRIP</sub>	0.75	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF
Reference resistance for data test path for HSTL15 Class I (T <sub>DP</sub> )	RTT_TEST	50	Ω
Reference resistance for data test path for HSTL15 Class II (T <sub>DP</sub> )	RTT_TEST	25	Ω
Capacitive loading for data path (T <sub>DP</sub> )	C <sub>LOAD</sub>	5	pF

**AC Switching Characteristics**

Worst-case commercial conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, worst-case V<sub>DDI</sub>.

**Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

On-Die Termination (ODT)	T <sub>PY</sub>		
	-1	-Std	Unit
Pseudo differential	None	1.605	ns
	47.8	1.614	ns
True differential	None	1.622	ns
	47.8	1.628	ns

**Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

	T <sub>DP</sub>		T <sub>ZL</sub>		T <sub>ZH</sub>		T <sub>HZ</sub>		T <sub>LZ</sub>		Unit
	-1	-Std									
<b>HSTL Class I</b>											
Single-ended	2.6	3.059	2.514	2.958	2.514	2.958	2.431	2.86	2.431	2.86	ns
Differential	2.621	3.083	2.648	3.115	2.647	3.113	2.925	3.442	2.923	3.44	ns
<b>HSTL Class II</b>											
Single-ended	2.511	2.954	2.488	2.927	2.49	2.93	2.409	2.833	2.411	2.836	ns
Differential	2.528	2.974	2.552	3.003	2.551	3.001	2.897	3.409	2.896	3.408	ns

**2.3.6.2 Stub-Series Terminated Logic**

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Min	Max	Unit
AC input differential voltage	$V_{\text{DIFF}}$	$0.6 \times V_{\text{DDI}}$		V
AC differential cross point voltage	$V_x$	$0.4 \times V_{\text{DDI}}$	$0.6 \times V_{\text{DDI}}$	V

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate	$D_{\text{MAX}}$	400	Mbps	AC loading: per JEDEC specifications

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit	Conditions
Supported output driver calibrated impedance	$R_{\text{REF}}$	20, 42	$\Omega$	Reference resistor = 150 $\Omega$
Effective impedance value (ODT)	$R_{\text{TT}}$	50, 70, 150	$\Omega$	Reference resistor = 150 $\Omega$

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	$V_{\text{TRIP}}$	0.9	V
Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$R_{\text{ENT}}$	2K	$\Omega$
Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )	$C_{\text{ENT}}$	5	pF
Reference resistance for data test path for LPDDR ( $T_{DP}$ )	$RTT_{\text{TEST}}$	50	$\Omega$
Capacitive loading for data path ( $T_{DP}$ )	$C_{\text{LOAD}}$	5	$\Omega$

**AC Switching Characteristics**Worst-case commercial conditions:  $T_J = 85^{\circ}\text{C}$ ,  $V_{\text{DD}} = 1.14$  V, worst-case  $V_{\text{DDI}}$ .**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

On-Die Termination (ODT)	$T_{\text{PY}}$		
	-1	-Std	Unit
Pseudo differential	None	1.568	1.845 ns
True differential	None	1.588	1.869 ns

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

	$T_{\text{DP}}$		$T_{\text{ENZL}}$		$T_{\text{ENZH}}$		$T_{\text{ENHZ}}$		$T_{\text{ENLZ}}$		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
Single-ended	2.383	2.804	2.23	2.623	2.229	2.622	2.202	2.591	2.201	2.59	ns
Differential	2.396	2.819	2.764	3.252	2.764	3.252	2.255	2.653	2.255	2.653	ns

**Table 150 • LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

	$T_{DP}$		$T_{ENZL}$		$T_{ENZH}$		$T_{ENHZ}$		$T_{ENLZ}$		Unit
	-1	-Std	-1	-Std	-1	-Std	-1	-Std	-1	-Std	
Single-ended	2.281	2.683	2.196	2.584	2.195	2.583	2.171	2.555	2.17	2.554	ns
Differential	2.298	2.703	2.288	2.692	2.288	2.692	2.593	3.051	2.593	3.051	ns

**Minimum and Maximum DC/AC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode**

**Table 151 • LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DDI}$	1.710	1.8	1.89	V

**Table 152 • LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC input logic high (for MSIOD and DDRIO I/O banks)	$V_{IH}$ (DC)	$0.65 \times V_{DDI}$	1.89	V
DC input logic high (for MSIO I/O bank)	$V_{IH}$ (DC)	$0.65 \times V_{DDI}$	3.45	V
DC input logic low	$V_{IL}$ (DC)	-0.3	$0.35 \times V_{DDI}$	V
Input current high <sup>1</sup>	$I_{IH}$ (DC)			
Input current low <sup>1</sup>	$I_{IL}$ (DC)			

1. See Table 24, page 22.

**Table 153 • LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification**

Parameter	Symbol	Min	Max	Unit
DC output logic high	$V_{OH}$	$V_{DDI} - 0.45$		V
DC output logic low	$V_{OL}$		0.45	V

**Table 154 • LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds**

Parameter	Symbol	Max	Unit	Conditions
Maximum data rate (for DDRIO I/O bank)	$D_{MAX}$	400	Mbps	AC loading: 17pf load, 8 ma drive and above/all slew

**Table 155 • LPDDR-LVCMOS 1.8 V Calibrated Impedance Option**

Parameter	Symbol	Typ	Unit
Supported output driver calibrated impedance (for DDRIO I/O bank)	RODT_CAL	75, 60, 50, 33, 25, 20	$\Omega$

**Table 198 • Mini-LVDS AC Impedance Specifications**

Parameter	Symbol	Typ	Unit
Termination resistance	R <sub>T</sub>	100	Ω

**Table 199 • Mini-LVDS AC Test Parameter Specifications**

Parameter	Symbol	Typ	Unit
Measuring/trip point for data path	V <sub>TRIP</sub>	Cross point	V
Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	R <sub>ENT</sub>	2K	Ω
Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )	C <sub>ENT</sub>	5	pF

**AC Switching Characteristics**

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 2.375 V.

**Table 200 • Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**


On-Die Termination (ODT)	T <sub>PY</sub>		
	-1	-Std	Unit
None	2.855	3.359	ns
100	2.85	3.353	ns
None	2.602	3.061	ns
100	2.597	3.055	ns

**Table 201 • Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**

T <sub>DP</sub>	T <sub>ZL</sub>	T <sub>ZH</sub>	T <sub>HZ</sub>	T <sub>LZ</sub>	Unit
-1	-Std	-1	-Std	-1	-Std
2.097	2.467	2.308	2.715	2.296	2.701 1.964 2.31 1.949 2.293 ns

**Table 202 • Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

	T <sub>DP</sub>	T <sub>ZL</sub>	T <sub>ZH</sub>	T <sub>HZ</sub>	T <sub>LZ</sub>	Unit
	-1	-Std	-1	-Std	-1	-Std
No pre-emphasis	1.614	1.899	1.562	1.837	1.553	1.826 1.593 1.874 1.578 1.856 ns
Min pre-emphasis	1.604	1.887	1.745	2.053	1.731	2.036 1.892 2.225 1.861 2.189 ns
Med pre-emphasis	1.521	1.79	1.753	2.062	1.737	2.043 1.9 2.235 1.868 2.197 ns
Max pre-emphasis	1.492	1.754	1.762	2.073	1.745	2.052 1.91 2.247 1.876 2.206 ns

**2.3.9.4 Output DDR Module****Figure 12 • Output DDR Module**

The following table lists the RAM1K18 – two-port mode for depth × width configuration 512 × 36 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 236 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>	
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
Clock period	$T_{CY}$	2.5		2.941	ns
Clock minimum pulse width high	$T_{CLKMPWH}$	1.125		1.323	ns
Clock minimum pulse width low	$T_{CLKMPWL}$	1.125		1.323	ns
Pipelined clock period	$T_{PLCY}$	2.5		2.941	ns
Pipelined clock minimum pulse width high	$T_{PLCLKMPWH}$	1.125		1.323	ns
Pipelined clock minimum pulse width low	$T_{PLCLKMPWL}$	1.125		1.323	ns
Read access time with pipeline register	$T_{CLK2Q}$	0.334	2.25	0.393	ns
Read access time without pipeline register					
Address setup time	$T_{ADDRSU}$	0.313		0.368	ns
Address hold time	$T_{ADDRHD}$	0.274		0.322	ns
Data setup time	$T_{DSU}$	0.337		0.396	ns
Data hold time	$T_{DHD}$	0.111		0.13	ns
Block select setup time	$T_{BLKSU}$	0.207		0.244	ns
Block select hold time	$T_{BLKHD}$	0.201		0.237	ns
Block select to out disable time (when pipelined register is disabled)	$T_{BLK2Q}$	2.25	2.647	ns	ns
Block select minimum pulse width	$T_{BLKMPW}$				
Read enable setup time	$T_{RDESU}$	0.449		0.528	ns
Read enable hold time	$T_{RDEHD}$	0.167		0.197	ns
Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLESU}$	0.248		0.291	ns
Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)	$T_{RDPLEHD}$	0.102		0.12	ns
Asynchronous reset to output propagation delay	$T_{R2Q}$	1.506	1.772	ns	ns
Asynchronous reset removal time	$T_{RSTREM}$				
Asynchronous reset recovery time	$T_{RSTREC}$	0.004		0.005	ns
Asynchronous reset minimum pulse width	$T_{RSTMPW}$	0.301		0.354	ns
Pipelined register asynchronous reset removal time	$T_{PLRSTREM}$	-0.279		-0.328	ns
Pipelined register asynchronous reset recovery time	$T_{PLRSTREC}$	0.327		0.385	ns
Pipelined register asynchronous reset minimum pulse width	$T_{PLRSTMPW}$	0.282		0.332	ns
Synchronous reset setup time	$T_{SRSTSU}$	0.226		0.265	ns
Synchronous reset hold time	$T_{SRSTHD}$	0.036		0.043	ns
Write enable setup time	$T_{WESU}$	0.39		0.458	ns
Write enable hold time	$T_{WEHD}$	0.242		0.285	ns
Maximum frequency	$F_{MAX}$	400		340	MHz

**Table 242 • μSRAM (RAM512x2) in 512 × 2 Mode (continued)**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Write clock period	T <sub>CCY</sub>	4	4			ns
Write clock minimum pulse width high	T <sub>CCLKMPWH</sub>	1.8	1.8			ns
Write clock minimum pulse width low	T <sub>CCLKMPWL</sub>	1.8	1.8			ns
Write block setup time	T <sub>BLKCSU</sub>	0.404	0.476			ns
Write block hold time	T <sub>BLKCHD</sub>	0.007	0.008			ns
Write input data setup time	T <sub>DINCSU</sub>	0.101	0.118			ns
Write input data hold time	T <sub>DINCHD</sub>	0.137	0.161			ns
Write address setup time	T <sub>ADDRCSU</sub>	0.088	0.104			ns
Write address hold time	T <sub>ADDRCHD</sub>	0.247	0.29			ns
Write enable setup time	T <sub>WECSU</sub>	0.397	0.467			ns
Write enable hold time	T <sub>WECHD</sub>	-0.03	-0.03			ns
Maximum frequency	F <sub>MAX</sub>		250	250	MHz	

The following table lists the μSRAM in 1024 × 1 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 243 • μSRAM (RAM1024x1) in 1024 × 1 Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Read clock period	T <sub>CY</sub>	4	4			ns
Read clock minimum pulse width high	T <sub>CLKMPWH</sub>	1.8	1.8			ns
Read clock minimum pulse width low	T <sub>CLKMPWL</sub>	1.8	1.8			ns
Read pipeline clock period	T <sub>PLCY</sub>	4	4			ns
Read pipeline clock minimum pulse width high	T <sub>PLCLKMPWH</sub>	1.8	1.8			ns
Read pipeline clock minimum pulse width low	T <sub>PLCLKMPWL</sub>	1.8	1.8			ns
Read access time with pipeline register	T <sub>CLK2Q</sub>		0.27	0.31	ns	
Read access time without pipeline register			1.78	2.1	ns	
Read address setup time in synchronous mode	T <sub>ADDRSU</sub>	0.301	0.354			ns
Read address setup time in asynchronous mode		1.978	2.327			ns
Read address hold time in synchronous mode	T <sub>ADDRHD</sub>	0.137	0.161			ns
Read address hold time in asynchronous mode		-0.6	-0.71			ns
Read enable setup time	T <sub>RDENSU</sub>	0.278	0.327			ns
Read enable hold time	T <sub>RDENHD</sub>	0.057	0.067			ns
Read block select setup time	T <sub>BLKSU</sub>	1.839	2.163			ns
Read block select hold time	T <sub>BLKHD</sub>	-0.65	-0.77			ns
Read block select to out disable time (when pipelined register is disabled)	T <sub>BLK2Q</sub>		2.16	2.54	ns	
Read asynchronous reset removal time (pipelined clock)	T <sub>RSTREM</sub>	-0.02	-0.03			ns
Read asynchronous reset removal time (non-pipelined clock)		0.046	0.054			ns

### 2.3.14 Math Block Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC math block supports  $18 \times 18$  signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently. The following table lists the math blocks with all registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 268 • Math Blocks with all Registers Used**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Input, control register setup time	$T_{MISU}$	0.149		0.176		ns
Input, control register hold time	$T_{MIHD}$	1.68		1.976		ns
CDIN input setup time	$T_{MOCDINSU}$	0.185		0.218		ns
CDIN input hold time	$T_{MOCDINHD}$	0.08		0.094		ns
Synchronous reset/enable setup time	$T_{MSRSTENSU}$	-0.419		-0.493		ns
Synchronous reset/enable hold time	$T_{MSRSTENHD}$	0.011		0.013		ns
Asynchronous reset removal time	$T_{MARSTREM}$	0		0		ns
Asynchronous reset recovery time	$T_{MARSTREC}$	0.088		0.104		ns
Output register clock to out delay	$T_{MOCQ}$		0.232		0.273	ns
CLK minimum period	$T_{MCLKMP}$	2.245		2.641		ns

The following table lists the math blocks with input bypassed and output registers used in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 269 • Math Block with Input Bypassed and Output Registers Used**

<b>Parameter</b>	<b>Symbol</b>	<b>-1</b>		<b>-Std</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Output register setup time	$T_{MOSU}$	2.294		2.699		ns
Output register hold time	$T_{MOHD}$	1.68		1.976		ns
CDIN input setup time	$T_{MOCDINSU}$	0.115		0.136		ns
CDIN input hold time	$T_{MOCDINHD}$	-0.444		-0.522		ns
Synchronous reset/enable setup time	$T_{MSRSTENSU}$	-0.419		-0.493		ns
Synchronous reset/enable hold time	$T_{MSRSTENHD}$	0.011		0.013		ns
Asynchronous reset removal time	$T_{MARSTREM}$	0		0		ns
Asynchronous reset recovery time	$T_{MARSTREC}$	0.014		0.017		ns
Output register clock to out delay	$T_{MOCQ}$		0.232		0.273	ns
CLK minimum period	$T_{MCLKMP}$	2.179		2.563		ns

The following table lists the math blocks with input register used and output in bypass mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14 \text{ V}$ .

**Table 270 • Math Block with Input Register Used and Output in Bypass Mode**

Parameter	Symbol	-1		-Std		Unit
		Min	Max	Min	Max	
Input register setup time	$T_{MISU}$	0.149		0.176		ns
Input register hold time	$T_{MIHD}$	0.185		0.218		ns
Synchronous reset/enable setup time	$T_{MSRSTENSU}$	0.08		0.094		ns
Synchronous reset/enable hold time	$T_{MSRSTENHD}$	-0.012		-0.014		ns
Asynchronous reset removal time	$T_{MARSTREM}$	-0.005		-0.005		ns
Asynchronous reset recovery time	$T_{MARSTREC}$	0.088		0.104		ns
Input register clock to output delay	$T_{MICQ}$		2.52		2.964	ns
CDIN to output delay	$T_{MCDIN2Q}$		1.951		2.295	ns

The following table lists the math blocks with input and output in bypass mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14 \text{ V}$ .

**Table 271 • Math Block with Input and Output in Bypass Mode**

Parameter	Symbol	-1		-Std		Unit
		Max	Max	Max	Max	
Input to output delay	$T_{MIQ}$	2.568		3.022		ns
CDIN to output delay	$T_{MCDIN2Q}$	1.951		2.295		ns

### 2.3.15 Embedded NVM (eNVM) Characteristics

The following table lists the eNVM read performance in worst-case conditions when  $V_{DD} = 1.14 \text{ V}$ ,  $V_{PPNVM} = V_{PP} = 2.375 \text{ V}$ .

**Table 272 • eNVM Read Performance**

Symbol	Description	Operating Temperature Range						
		-1	-Std	-1	-Std	-1	-Std	Unit
$T_J$	Junction temperature range	-55 °C to 125 °C		-40 °C to 100 °C		0 °C to 85 °C		°C
$F_{MAXREAD}$	eNVM maximum read frequency	25	25	25	25	25	25	MHz

The following table lists the eNVM page programming in worst-case conditions when  $V_{DD} = 1.14 \text{ V}$ ,  $V_{PPNVM} = V_{PP} = 2.375 \text{ V}$ .

**Table 273 • eNVM Page Programming**

Symbol	Description	Operating Temperature Range						
		-1	-Std	-1	-Std	-1	-Std	Unit
$T_J$	Junction temperature range	-55 °C to 125 °C		-40 °C to 100 °C		0 °C to 85 °C		°C
$T_{PAGEPGM}$	eNVM page programming time	40	40	40	40	40	40	ms


### 2.3.24 Power-up to Functional Times

The following table lists the SmartFusion2 power-up to functional times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 288 • Power-up to Functional Times for SmartFusion2**

<b>Symbol</b>	<b>From</b>	<b>To</b>	<b>Description</b>	<b>Maximum Power-up to Functional Time for SmartFusion2 (uS)</b>						
				<b>005</b>	<b>010</b>	<b>025</b>	<b>050</b>	<b>060</b>	<b>090</b>	<b>150</b>
$T_{POR2OUT}$	POWER_ON _RESET_N	Output available at I/O	Fabric to output	647	500	531	483	474	524	647
$T_{POR2MSSRST}$	POWER_ON _RESET_N	MSS_RESET_T_N_M2F	Fabric to MSS	644	497	528	480	468	518	641
$T_{MSSRST2OUT}$	MSS_RESET_N_M2F	Output available at I/O	MSS to output	3.6	3.6	3.6	3.4	4.9	4.8	4.8
$T_{VDD2OUT}$	$V_{DD}$	Output available at I/O	$V_{DD}$ at its minimum threshold level to output	3096	2975	3012	2959	2869	2992	3225
$T_{VDD2POR}$	$V_{DD}$	POWER_ON_RESET_N	$V_{DD}$ at its minimum threshold level to fabric	2476	2487	2496	2486	2406	2563	2602
$T_{VDD2MSSRST}$	$V_{DD}$	MSS_RESET_T_N_M2F	$V_{DD}$ at its minimum threshold level to MSS	3093	2972	3008	2956	2864	2987	3220
$T_{VDD2WPU}$	DEVRST_N	DDRIO Inbuf weak pull	DEVRST_N to Inbuf weak pull	2500	2487	2509	2475	2507	2519	2617
	DEVRST_N	MSIO Inbuf weak pull	DEVRST_N to Inbuf weak pull	2504	2491	2510	2478	2517	2525	2620
	DEVRST_N	MSIOD Inbuf weak pull	DEVRST_N to Inbuf weak pull	2479	2468	2493	2458	2486	2499	2595

**Note:** For more information about power-up times, see *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

**Figure 20 • DEVRST\_N to Functional Timing Diagram for IGLOO2**

### 2.3.27 Flash\*Freeze Timing Characteristics

The following table lists the Flash\*Freeze entry and exit times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 293 • Flash\*Freeze Entry and Exit Times**

Parameter	Symbol	Entry/Exit Timing FCLK = 100MHz		Entry/Exit Timing FCLK = 3 MHz		
		150	050	All Devices	Unit	Conditions
Entry time	TFF_ENTRY	160	150	320	μs	eNVM and MSS/HPMS PLL = ON
		215	200	430	μs	eNVM and MSS/HPMS PLL = OFF
Exit time with respect to the MSS PLL Lock	TFF_EXIT	100	100	140	μs	eNVM and MSS/HPMS PLL = ON during F*F
		136	120	190	μs	eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit
		200	200	285	μs	eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit
		200	200	285	μs	eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit

**Table 303 • I<sup>2</sup>C Characteristics (continued)**


Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Maximum data rate	D <sub>MAX</sub>			400	Kbps	Fast mode
				100	Kbps	Standard mode
Pulse width of spikes which must be suppressed by the input filter	T <sub>FILT</sub>	50		ns		Fast mode

1. These values are provided for MSIO Bank–LVTTL 8 mA Low Drive at 25 °C, typical conditions. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. These maximum values are provided for information only. Minimum output buffer resistance values depend on V<sub>DDI<sub>x</sub></sub>, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
3. R(PULL-DOWN-MAX) = (V<sub>OL</sub>spec)/I<sub>OL</sub>spec.
4. R(PULL-UP-MAX) = (V<sub>DDI</sub>max–V<sub>OHS</sub>spec)/I<sub>OHS</sub>spec.

The following table lists the I<sup>2</sup>C switching characteristics in worst-case industrial conditions when T<sub>J</sub> = 100 °C, V<sub>DD</sub> = 1.14 V

**Table 304 • I<sup>2</sup>C Switching Characteristics**

Parameter	Symbol	-1		Std
		Min	Min	Unit
Low period of I <sup>2</sup> C_x_SCL	T <sub>LOW</sub>	1	1	PCLK cycles
High period of I <sup>2</sup> C_x_SCL	T <sub>HIGH</sub>	1	1	PCLK cycles
START hold time	T <sub>HD;STA</sub>	1	1	PCLK cycles
START setup time	T <sub>SU;STA</sub>	1	1	PCLK cycles
DATA hold time	T <sub>HD;DAT</sub>	1	1	PCLK cycles
DATA setup time	T <sub>SU;DAT</sub>	1	1	PCLK cycles
STOP setup time	T <sub>SU;STO</sub>	1	1	PCLK cycles

**Figure 21 • I<sup>2</sup>C Timing Parameter Definition**

### 2.3.31.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_x\_CLK. For timing parameter definitions, see Figure 22, page 128.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 305 • SPI Characteristics for All Devices**

Symbol	Description	Min	Typ	Max	Unit	Conditions
SPIFMAX	Maximum operating frequency of SPI interface			20	MHz	
sp1	SPI_[0 1]_CLK minimum period					
	SPI_[0 1]_CLK = PCLK/2	12			ns	
	SPI_[0 1]_CLK = PCLK/4	24.1			ns	
	SPI_[0 1]_CLK = PCLK/8	48.2			ns	
	SPI_[0 1]_CLK = PCLK/16	0.1			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/32	0.19			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/64	0.39			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/128	0.77			$\mu\text{s}$	
sp2	SPI_[0 1]_CLK minimum pulse width high					
	SPI_[0 1]_CLK = PCLK/2	6			ns	
	SPI_[0 1]_CLK = PCLK/4	12.05			ns	
	SPI_[0 1]_CLK = PCLK/8	24.1			ns	
	SPI_[0 1]_CLK = PCLK/16	0.05			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/32	0.095			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/64	0.195			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/128	0.385			$\mu\text{s}$	
sp3	SPI_[0 1]_CLK minimum pulse width low					
	SPI_[0 1]_CLK = PCLK/2	6			ns	
	SPI_[0 1]_CLK = PCLK/4	12.05			ns	
	SPI_[0 1]_CLK = PCLK/8	24.1			ns	
	SPI_[0 1]_CLK = PCLK/16	0.05			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/32	0.095			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/64	0.195			$\mu\text{s}$	
	SPI_[0 1]_CLK = PCLK/128	0.385			$\mu\text{s}$	
sp4	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%– 90%) <sup>1</sup>		2.77		ns	I/O Configuration: LVCMS 2.5 V– 8 mA AC loading: 35 pF Test conditions: Typical voltage, 25 °C