



Welcome to E-XFL.COM

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | ARM® Cortex®-M3 |
| Flash Size | 256KB |
| RAM Size | 64KB |
| Peripherals | - |
| Connectivity | CANbus, Ethernet, I ² C, SPI, UART/USART, USB |
| Speed | 166MHz |
| Primary Attributes | FPGA - 10K Logic Modules |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m2s010-tqg144 |

| | | |
|-----------|---|-----|
| Table 273 | eNVM Page Programming | 104 |
| Table 274 | SRAM PUF | 105 |
| Table 275 | Non-Deterministic Random Bit Generator (NRBG) | 106 |
| Table 276 | Cryptographic Block Characteristics | 106 |
| Table 277 | Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) | 107 |
| Table 278 | Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) | 108 |
| Table 279 | Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz) | 108 |
| Table 280 | Electrical Characteristics of the 50 MHz RC Oscillator | 109 |
| Table 281 | Electrical Characteristics of the 1 MHz RC Oscillator | 109 |
| Table 282 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification | 110 |
| Table 283 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications | 111 |
| Table 284 | JTAG 1532 for 005, 010, 025, and 050 Devices | 112 |
| Table 285 | JTAG 1532 for 060, 090, and 150 Devices | 112 |
| Table 286 | System Controller SPI Characteristics for All Devices | 113 |
| Table 287 | Supported I/O Configurations for System Controller SPI (for MSIO Bank Only) | 113 |
| Table 288 | Power-up to Functional Times for SmartFusion2 | 114 |
| Table 289 | Power-up to Functional Times for IGLOO2 | 115 |
| Table 290 | DEVRST_N Characteristics for All Devices | 116 |
| Table 291 | DEVRST_N to Functional Times for SmartFusion2 | 116 |
| Table 292 | DEVRST_N to Functional Times for IGLOO2 | 118 |
| Table 293 | Flash*Freeze Entry and Exit Times | 119 |
| Table 294 | DDR Memory Interface Characteristics | 120 |
| Table 295 | SFP Transceiver Electrical Characteristics | 120 |
| Table 296 | Transmitter Parameters | 121 |
| Table 297 | Receiver Parameters | 122 |
| Table 298 | SerDes Protocol Compliance | 122 |
| Table 299 | SerDes Reference Clock AC Specifications | 123 |
| Table 300 | HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only) | 123 |
| Table 301 | HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) | 123 |
| Table 302 | Maximum Frequency for MSS Main Clock | 123 |
| Table 303 | I2C Characteristics | 124 |
| Table 304 | I2C Switching Characteristics | 125 |
| Table 305 | SPI Characteristics for All Devices | 126 |
| Table 306 | CAN Controller Characteristics | 128 |
| Table 307 | USB Characteristics | 128 |
| Table 308 | MMUART Characteristics | 129 |
| Table 309 | Maximum Frequency for HPMS Main Clock | 129 |
| Table 310 | SPI Characteristics for All Devices | 129 |

2.2 References

The following documents are recommended references:

- *PB0121: IGLOO2 Product Brief*
- *DS0124: IGLOO2 Pin Descriptions*
- *PB0115: SmartFusion2 SoC FPGA Product Brief*
- *DS0115: SmartFusion2 Pin Descriptions*

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

2.3 Electrical Specifications

2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

Table 3 • Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|--|-----------------------------|------|------|------|
| DC core supply voltage. Must always power this pin. | V_{DD} | -0.3 | 1.32 | V |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin. | V_{PP} | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | MSS_MDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | HPMS_MDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for FDDR PLL | FDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | PLL0_PLL1_MSS_MDDR_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | PLL0_PLL1_HPMS_MDDR_VDDA | -0.3 | 3.63 | V |
| Analog power pad for PLL0-5 | CCC_XX[01]_PLL_VDDA | -0.3 | 3.63 | V |
| High supply voltage for PLL SerDes[01] | SERDES_[01]_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power for SerDes[01] PLL lane0 to lane3. This is a 2.5 V SerDes internal PLL supply. | SERDES_[01]_L[0123]_VDDAPLL | -0.3 | 2.75 | V |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO | -0.3 | 1.32 | V |
| PCIe/PCS power supply | SERDES_[01]_VDD | -0.3 | 1.32 | V |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank | V_{DDIx} | -0.3 | 3.63 | V |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks | V_{DDIx} | -0.3 | 2.75 | V |
| I/O Input voltage for MSIO I/O bank | V_I | -0.3 | 3.63 | V |
| I/O Input voltage for MSIOD/DDRIO I/O bank | V_I | -0.3 | 2.75 | V |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to V_{PP} . | V_{PPNVM} | -0.3 | 3.63 | V |
| Storage temperature ¹ | T_{STG} | -65 | 150 | °C |
| Junction temperature | T_J | -55 | 135 | °C |

The following table lists the embedded operating flash limits.

Table 6 • Embedded Operating Flash Limits

| Product Grade | Element | Programming Temperature | Maximum Operating Temperature | Programming Cycles | Retention (Biased/Unbiased) |
|---------------|----------------|--|--|---|-----------------------------|
| Commercial | Embedded flash | Min T _J = 0 °C Max T _J = 85 °C | Min T _J = 0 °C Max T _J = 85 °C | < 1000 cycles per page, up to two million cycles per eNVM array | 20 years |
| | | | | < 10000 cycles per page, up to 20 million cycles per eNVM array | 10 years |
| Industrial | Embedded flash | Min T _J = -40 °C Max T _J = 100 °C | Min T _J = -40 °C Max T _J = 100 °C | < 1000 cycles per page, up to two million cycles per eNVM array | 20 years |
| | | | | < 10000 cycles per page, up to 20 million cycles per eNVM array | 10 years |

Note: If your product qualification requires accelerated programming cycles, see *Microsemi SoC Products Quality and Reliability Report* about recommended methodologies.

Table 7 • Device Storage Temperature and Retention

| Product Grade | Storage Temperature (T _{stg}) | Retention |
|---------------|--|-----------|
| Commercial | Min T _J = 0 °C Max T _J = 85 °C | 20 years |
| Industrial | Min T _J = -40 °C Max T _J = 100 °C | 20 years |

Table 8 • High Temperature Data Retention (HTR) Lifetime

| T _J (C) | HTR Lifetime ¹ (yrs) |
|--------------------|---------------------------------|
| 90 | 20.5 |
| 95 | 20.5 |
| 100 | 20.5 |
| 105 | 17.0 |
| 110 | 15.0 |
| 115 | 13.0 |
| 120 | 11.5 |
| 125 | 10.0 |
| 130 | 8.0 |
| 135 | 6.0 |
| 140 | 4.5 |
| 145 | 3.0 |
| 150 | 1.5 |

1. HTR Lifetime is the period during which a verify failure is not expected due to flash leakage.

Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.2 \text{ V}$) – Typical Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|--------------|------|------|------|------|------|------|------|------|--|
| IDC2 | Flash*Freeze | 1.4 | 2.6 | 3.7 | 5.1 | 5.0 | 5.1 | 8.9 | mA | Typical ($T_J = 25 \text{ }^\circ\text{C}$) |
| | | 12.0 | 20.0 | 26.6 | 35.3 | 35.4 | 35.7 | 57.8 | mA | Commercial ($T_J = 85 \text{ }^\circ\text{C}$) |
| | | 18.5 | 30.8 | 41.0 | 54.5 | 54.5 | 55.0 | 89.0 | mA | Industrial ($T_J = 100 \text{ }^\circ\text{C}$) |

Table 12 • SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.26 \text{ V}$) – Worst-Case Process

| Symbol | Modes | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit | Conditions |
|--------|------------------|------|------|-------|-------|-------|-------|-------|------|--|
| IDC1 | Non-Flash*Freeze | 43.8 | 57.0 | 84.6 | 132.3 | 161.4 | 163.0 | 242.5 | mA | Commercial ($T_J = 85 \text{ }^\circ\text{C}$) |
| | | 65.3 | 85.7 | 127.8 | 200.9 | 245.4 | 247.8 | 369.0 | mA | Industrial ($T_J = 100 \text{ }^\circ\text{C}$) |
| IDC2 | Flash*Freeze | 29.1 | 45.6 | 51.7 | 62.7 | 69.3 | 70.0 | 84.8 | mA | Commercial ($T_J = 85 \text{ }^\circ\text{C}$) |
| | | 44.9 | 70.3 | 79.7 | 96.5 | 106.8 | 107.8 | 130.6 | mA | Industrial ($T_J = 100 \text{ }^\circ\text{C}$) |

2.3.2.2 Programming Currents

The following tables represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

Table 13 • Currents During Program Cycle, $0 \text{ }^\circ\text{C} \leq T_J \leq 85 \text{ }^\circ\text{C}$ – Typical Process

| Power Supplies | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 ¹ | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| V_{DD} | 1.26 | 46 | 53 | 55 | 58 | 30 | 42 | 52 | mA |
| V_{PP} | 3.46 | 8 | 11 | 6 | 10 | 9 | 12 | 12 | mA |
| V_{PPNVM} | 3.46 | 1 | 2 | 2 | 3 | 3 | 3 | | mA |
| V_{DDI} | 2.62 | 31 | 16 | 17 | 1 | 12 | 12 | 81 | mA |
| | 3.46 | 62 | 31 | 36 | 1 | 12 | 17 | 84 | mA |
| Number of banks | | 7 | 8 | 8 | 10 | 10 | 9 | 19 | |

1. V_{PP} and V_{PPNVM} are internally shorted.

Table 14 • Currents During Verify Cycle, $0 \text{ }^\circ\text{C} \leq T_J \leq 85 \text{ }^\circ\text{C}$ – Typical Process

| Power Supplies | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 ¹ | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| V_{DD} | 1.26 | 44 | 53 | 55 | 58 | 33 | 41 | 51 | mA |
| V_{PP} | 3.46 | 6 | 5 | 3 | 15 | 8 | 11 | 12 | mA |
| V_{PPNVM} | 3.46 | 1 | 0 | 0 | 1 | 1 | 1 | | mA |
| V_{DDI} | 2.62 | 31 | 16 | 17 | 1 | 12 | 11 | 81 | mA |
| | 3.46 | 61 | 32 | 36 | 1 | 12 | 17 | 84 | mA |
| Number of banks | | 7 | 8 | 8 | 10 | 10 | 9 | 19 | |

1. V_{PP} and V_{PPNVM} are internally shorted.


2.3.5 User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the I/Os section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

2.3.5.1 Input Buffer and AC Loading

The following figure shows the input buffer and AC loading.

Figure 3 • Input Buffer AC Loading



The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIO I/O bank at V_{OH}/V_{OL} Level.

Table 26 • I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank

| V_{DDI} Domain | R(WEAK PULL-UP) at V_{OH} (Ω) | | R(WEAK PULL-DOWN) at V_{OL} (Ω) | |
|----------------------|--|-------|--|-------|
| | Min | Max | Min | Max |
| 3.3 V | 9.9K | 17.1K | 9.98K | 17.5K |
| 2.5 V ^{1,2} | 10K | 17.6K | 10.1K | 18.4K |
| 1.8 V ^{1,2} | 10.4K | 19.1K | 10.4K | 20.4K |
| 1.5 V ^{1,2} | 10.7K | 20.4K | 10.8K | 22.2K |
| 1.2 V ^{1,2} | 11.3K | 23.2K | 11.5K | 26.7K |

1. $R(\text{WEAK PULL-DOWN}) = (V_{OLspec})/I(\text{WEAK PULL-DOWN MAX})$.
2. $R(\text{WEAK PULL-UP}) = (V_{DDI\max} - V_{OHspec})/I(\text{WEAK PULL-UP MIN})$.

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIOD I/O bank at V_{OH}/V_{OL} Level.

Table 27 • I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank

| V_{DDI} Domain | R(WEAK PULL-UP) at V_{OH} (Ω) | | R(WEAK PULL-DOWN) at V_{OL} (Ω) | |
|----------------------|--|-------|--|-------|
| | Min | Max | Min | Max |
| 2.5 V ^{1,2} | 9.6K | 16.6K | 9.5K | 16.4K |
| 1.8 V ^{1,2} | 9.7K | 17.3K | 9.7K | 17.1K |
| 1.5 V ^{1,2} | 9.9K | 18K | 9.8K | 17.6K |
| 1.2 V ^{1,2} | 10.3K | 19.6K | 10K | 19.1K |

1. $R(\text{WEAK PULL-DOWN}) = (V_{OLspec})/I(\text{WEAK PULL-DOWN MAX})$.
2. $R(\text{WEAK PULL-UP}) = (V_{DDI\max} - V_{OHspec})/I(\text{WEAK PULL-UP MIN})$.

The following table lists the hysteresis voltage value for schmitt trigger mode input buffers.

Table 28 • Schmitt Trigger Input Hysteresis

| Input Buffer Configuration | Hysteresis Value (Typical, unless otherwise noted) |
|-----------------------------------|--|
| 3.3 V LVTTTL/LVCMOS/ PCI/PCI-X | $0.05 \times V_{DDI}$ (worst-case) |
| 2.5 V LVCMOS | $0.05 \times V_{DDI}$ (worst-case) |
| 1.8 V LVCMOS | $0.1 \times V_{DDI}$ (worst-case) |
| 1.5 V LVCMOS | 60 mV |
| 1.2 V LVCMOS | 20 mV |

Table 43 • LVCMOS 2.5 V AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|--|------------|-----|----------------|
| Measuring/trip point for data path | V_{TRIP} | 1.2 | V |
| Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | R_{ENT} | 2K | $\Omega\sigma$ |
| Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | C_{ENT} | 5 | pF |
| Capacitive loading for data path (T_{DP}) | C_{LOAD} | 5 | pF |

Table 44 • LVCMOS 2.5 V Transmitter Drive Strength Specifications

| Output Drive Selection | | | VOH (V) | VOL (V) | IOH (at VOH) mA | IOL (at VOL) mA |
|------------------------|----------------|---|-----------------|---------|-----------------|-----------------|
| MSIO I/O Bank | MSIOD I/O Bank | DDRIO I/O Bank (With Software Default Fixed Code) | Min | Max | | |
| 2 mA | 2 mA | 2 mA | $V_{DDI} - 0.4$ | 0.4 | 2 | 2 |
| 4 mA | 4 mA | 4 mA | $V_{DDI} - 0.4$ | 0.4 | 4 | 4 |
| 6 mA | 6 mA | 6 mA | $V_{DDI} - 0.4$ | 0.4 | 6 | 6 |
| 8 mA | 8 mA | 8 mA | $V_{DDI} - 0.4$ | 0.4 | 8 | 8 |
| 12 mA | 12 mA | 12 mA | $V_{DDI} - 0.4$ | 0.4 | 12 | 12 |
| 16 mA | | 16 mA | $V_{DDI} - 0.4$ | 0.4 | 16 | 16 |

Note: For board design considerations, output slew rates extraction, detailed output buffer resistances, and I/V Curve, use the corresponding IBIS models located at:
www.microsemi.com/soc/download/ibis/default.aspx.

AC Switching Characteristics

Worst commercial-case conditions: $T_J = 85\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$

Table 45 • LVCMOS 2.5 V Receiver Characteristics (Input Buffers)

| | On-Die Termination (ODT) | T_{PY} | | T_{PYS} | | Unit |
|-----------------------------------|-----------------------------|----------|-------|-----------|-------|------|
| | | -1 | -Std | -1 | -Std | |
| LVCMOS 2.5 V (for DDRIO I/O bank) | None | 1.823 | 2.145 | 1.932 | 2.274 | ns |
| LVCMOS 2.5 V (for MSIO I/O bank) | None | 2.486 | 2.925 | 2.495 | 2.935 | ns |
| LVCMOS 2.5 V (for MSIOD I/O bank) | None | 2.29 | 2.694 | 2.305 | 2.712 | ns |

Table 46 • LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)

| Output Drive Selection | Slew Control | T_{DP} | | T_{ZL} | | T_{ZH} | | T_{HZ}^1 | | T_{LZ}^1 | | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
| | | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| 2 mA | Slow | 3.657 | 4.302 | 3.393 | 3.991 | 3.675 | 4.323 | 3.894 | 4.582 | 3.552 | 4.18 | ns |
| | Medium | 3.374 | 3.97 | 3.139 | 3.693 | 3.396 | 3.995 | 3.635 | 4.277 | 3.253 | 3.828 | ns |
| | Medium fast | 3.239 | 3.811 | 3.036 | 3.572 | 3.261 | 3.836 | 3.519 | 4.141 | 3.128 | 3.681 | ns |
| | Fast | 3.224 | 3.793 | 3.029 | 3.563 | 3.246 | 3.818 | 3.512 | 4.132 | 3.119 | 3.67 | ns |

Table 95 • HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only

| Parameter | Symbol | Min | Max | Unit |
|---|----------------------|-----------------|-----|------|
| HSTL Class I | | | | |
| DC output logic high | V_{OH} | $V_{DDI} - 0.4$ | | V |
| DC output logic low | V_{OL} | | 0.4 | V |
| Output minimum source DC current (MSIO and DDRIO I/O banks) | I_{OH} at V_{OH} | -8.0 | | mA |
| Output minimum sink current (MSIO and DDRIO I/O banks) | I_{OL} at V_{OL} | 8.0 | | mA |
| HSTL Class II | | | | |
| DC output logic high | V_{OH} | $V_{DDI} - 0.4$ | | V |
| DC output logic low | V_{OL} | | 0.4 | V |
| Output minimum source DC current | I_{OH} at V_{OH} | -16.0 | | mA |
| Output minimum sink current | I_{OL} at V_{OL} | 16.0 | | mA |

Table 96 • HSTL DC Differential Voltage Specification

| Parameter | Symbol | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | V_{ID} (DC) | 0.2 | V |

Table 97 • HSTL AC Differential Voltage Specifications

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------------|------------|------|-----|------|
| AC input differential voltage | V_{DIFF} | 0.4 | | V |
| AC differential cross point voltage | V_x | 0.68 | 0.9 | V |

Table 98 • HSTL Minimum and Maximum AC Switching Speed

| Parameter | Symbol | Max | Unit | Conditions |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | D_{MAX} | 400 | Mbps | AC loading: per JEDEC specifications |

Table 99 • HSTL Impedance Specification

| Parameter | Symbol | Typ | Unit | Conditions |
|---|-----------|------------|----------|-------------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | R_{REF} | 25.5, 47.8 | Ω | Reference resistance = 191 Ω |
| Effective impedance value (ODT for DDRIO I/O bank only) | R_{TT} | 47.8 | Ω | Reference resistance = 191 Ω |

Table 100 • HSTL AC Test Parameter Specification

| Parameter | Symbol | Typ | Unit |
|--|-------------|------|----------|
| Measuring/trip point for data path | V_{TRIP} | 0.75 | V |
| Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | R_{ENT} | 2K | Ω |
| Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | C_{ENT} | 5 | pF |
| Reference resistance for data test path for HSTL15 Class I (T_{DP}) | RTT_TEST | 50 | Ω |
| Reference resistance for data test path for HSTL15 Class II (T_{DP}) | RTT_TEST | 25 | Ω |
| Capacitive loading for data path (T_{DP}) | C_{LOAD} | 5 | pF |

AC Switching Characteristics

Worst-case commercial conditions: $T_J = 85\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, worst-case V_{DDI} .

Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)

| | | T_{PY} | | |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) | | -1 | -Std | Unit |
| Pseudo differential | None | 1.605 | 1.888 | ns |
| | 47.8 | 1.614 | 1.898 | ns |
| True differential | None | 1.622 | 1.909 | ns |
| | 47.8 | 1.628 | 1.916 | ns |

Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)

| | T_{DP} | | T_{ZL} | | T_{ZH} | | T_{HZ} | | T_{LZ} | | Unit |
|----------------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
| | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| HSTL Class I | | | | | | | | | | | |
| Single-ended | 2.6 | 3.059 | 2.514 | 2.958 | 2.514 | 2.958 | 2.431 | 2.86 | 2.431 | 2.86 | ns |
| Differential | 2.621 | 3.083 | 2.648 | 3.115 | 2.647 | 3.113 | 2.925 | 3.442 | 2.923 | 3.44 | ns |
| HSTL Class II | | | | | | | | | | | |
| Single-ended | 2.511 | 2.954 | 2.488 | 2.927 | 2.49 | 2.93 | 2.409 | 2.833 | 2.411 | 2.836 | ns |
| Differential | 2.528 | 2.974 | 2.552 | 3.003 | 2.551 | 3.001 | 2.897 | 3.409 | 2.896 | 3.408 | ns |

2.3.6.2 Stub-Series Terminated Logic

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------------|------------|----------------------|----------------------|------|
| AC input differential voltage | V_{DIFF} | $0.6 \times V_{DDI}$ | | V |
| AC differential cross point voltage | V_x | $0.4 \times V_{DDI}$ | $0.6 \times V_{DDI}$ | V |

Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)

| Parameter | Symbol | Max | Unit | Conditions |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | D_{MAX} | 400 | Mbps | AC loading: per JEDEC specifications |

Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)

| Parameter | Symbol | Typ | Unit | Conditions |
|--|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | R_{REF} | 20, 42 | Ω | Reference resistor = 150 Ω |
| Effective impedance value (ODT) | R_{TT} | 50, 70, 150 | Ω | Reference resistor = 150 Ω |

Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)

| Parameter | Symbol | Typ | Unit |
|--|----------------|-----|----------|
| Measuring/trip point for data path | V_{TRIP} | 0.9 | V |
| Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | R_{ENT} | 2K | Ω |
| Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | C_{ENT} | 5 | pF |
| Reference resistance for data test path for LPDDR (T_{DP}) | R_{TT_TEST} | 50 | Ω |
| Capacitive loading for data path (T_{DP}) | C_{LOAD} | 5 | Ω |

AC Switching Characteristics

Worst-case commercial conditions: $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, worst-case V_{DDI} .

Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes

| | | T_{PY} | | Unit |
|---------------------|------|-----------------------------|-------|------|
| | | On-Die Termination (ODT) -1 | -Std | |
| Pseudo differential | None | 1.568 | 1.845 | ns |
| True differential | None | 1.588 | 1.869 | ns |

Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)

| | T_{DP} | | T_{ENZL} | | T_{ENZH} | | T_{ENHZ} | | T_{ENLZ} | | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
| | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| Single-ended | 2.383 | 2.804 | 2.23 | 2.623 | 2.229 | 2.622 | 2.202 | 2.591 | 2.201 | 2.59 | ns |
| Differential | 2.396 | 2.819 | 2.764 | 3.252 | 2.764 | 3.252 | 2.255 | 2.653 | 2.255 | 2.653 | ns |

Table 156 • LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|--|------------|-----|----------|
| Measuring/trip point for data path | V_{TRIP} | 0.9 | V |
| Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | R_{ENT} | 2K | Ω |
| Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | C_{ENT} | 5 | pF |
| Capacitive loading for data path (T_{DP}) | C_{LOAD} | 5 | pF |

Table 157 • LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank

| Output Drive Selection | V_{OH} (V) Min | V_{OL} (V) Max | I_{OH} (at V_{OH}) mA | I_{OL} (at V_{OL}) mA |
|------------------------|---------------------|---------------------|----------------------------|----------------------------|
| 2 mA | $V_{DDI} - 0.45$ | 0.45 | 2 | 2 |
| 4 mA | $V_{DDI} - 0.45$ | 0.45 | 4 | 4 |
| 6 mA | $V_{DDI} - 0.45$ | 0.45 | 6 | 6 |
| 8 mA | $V_{DDI} - 0.45$ | 0.45 | 8 | 8 |
| 10 mA | $V_{DDI} - 0.45$ | 0.45 | 10 | 10 |
| 12 mA | $V_{DDI} - 0.45$ | 0.45 | 12 | 12 |
| 16 mA ¹ | $V_{DDI} - 0.45$ | 0.45 | 16 | 16 |

1. 16 mA Drive Strengths, All Slews, meet LPDDR JEDEC electrical compliance.

Table 158 • LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers)

| ODT (On Die Termination) | -1 | -Std | -1 | -Std | Unit |
|--------------------------|-------|-------|-------|------|------|
| None | 1.968 | 2.315 | 2.099 | 2.47 | ns |

Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers)


| Output Drive Selection | Slew Control | T_{DP} | | T_{ZL} | | T_{ZH} | | T_{HZ} ¹ | | T_{LZ} ¹ | | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|-----------------------|-------|-----------------------|-------|------|
| | | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| 2 mA | slow | 4.234 | 4.981 | 3.646 | 4.29 | 4.245 | 4.995 | 4.908 | 5.774 | 4.434 | 5.216 | ns |
| | medium | 3.824 | 4.498 | 3.282 | 3.861 | 3.834 | 4.511 | 4.625 | 5.441 | 4.116 | 4.843 | ns |
| | medium_fast | 3.627 | 4.267 | 3.111 | 3.66 | 3.637 | 4.279 | 4.481 | 5.272 | 3.984 | 4.687 | ns |
| | fast | 3.605 | 4.241 | 3.097 | 3.644 | 3.615 | 4.253 | 4.472 | 5.262 | 3.973 | 4.674 | ns |
| 4 mA | slow | 3.923 | 4.615 | 3.314 | 3.9 | 3.918 | 4.61 | 5.403 | 6.356 | 4.894 | 5.757 | ns |
| | medium | 3.518 | 4.138 | 2.961 | 3.484 | 3.515 | 4.135 | 5.121 | 6.025 | 4.561 | 5.366 | ns |
| | medium_fast | 3.321 | 3.907 | 2.783 | 3.275 | 3.317 | 3.903 | 4.966 | 5.843 | 4.426 | 5.206 | ns |
| | fast | 3.301 | 3.883 | 2.77 | 3.259 | 3.296 | 3.878 | 4.957 | 5.831 | 4.417 | 5.196 | ns |
| 6 mA | slow | 3.71 | 4.364 | 3.104 | 3.652 | 3.702 | 4.355 | 5.62 | 6.612 | 5.08 | 5.977 | ns |
| | medium | 3.333 | 3.921 | 2.779 | 3.27 | 3.325 | 3.913 | 5.346 | 6.289 | 4.777 | 5.62 | ns |
| | medium_fast | 3.155 | 3.712 | 2.62 | 3.083 | 3.146 | 3.702 | 5.21 | 6.13 | 4.657 | 5.479 | ns |
| | fast | 3.134 | 3.688 | 2.608 | 3.068 | 3.125 | 3.677 | 5.202 | 6.12 | 4.648 | 5.468 | ns |
| 8 mA | slow | 3.619 | 4.258 | 3.007 | 3.538 | 3.607 | 4.244 | 5.815 | 6.841 | 5.249 | 6.175 | ns |

2.3.9 DDR Module Specification

This section describes input and output DDR module and timing specifications.


2.3.9.1 Input DDR Module

Figure 10 • Input DDR Module



2.3.9.4 Output DDR Module

Figure 12 • Output DDR Module



The following table lists the RAM1K18 – dual-port mode for depth × width configuration 16K × 1 in worst commercial-case conditions when $T_J = 85\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 235 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16K × 1

| Parameter | Symbol | –1 | | –Std | | Unit |
|--|-----------------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | |
| Clock period | T_{CY} | 2.5 | | 2.941 | | ns |
| Clock minimum pulse width high | $T_{CLKMPWH}$ | 1.125 | | 1.323 | | ns |
| Clock minimum pulse width low | $T_{CLKMPWL}$ | 1.125 | | 1.323 | | ns |
| Pipelined clock period | T_{PLCY} | 2.5 | | 2.941 | | ns |
| Pipelined clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.125 | | 1.323 | | ns |
| Pipelined clock minimum pulse width low | $T_{PLCLKMPWL}$ | 1.125 | | 1.323 | | ns |
| Read access time with pipeline register | | | 0.32 | | 0.377 | ns |
| Read access time without pipeline register | T_{CLK2Q} | | 2.269 | | 2.669 | ns |
| Access time with feed-through write timing | | | 1.51 | | 1.777 | ns |
| Address setup time | T_{ADDRSU} | 0.626 | | 0.737 | | ns |
| Address hold time | T_{ADDRHD} | 0.274 | | 0.322 | | ns |
| Data setup time | T_{DSU} | 0.322 | | 0.378 | | ns |
| Data hold time | T_{DHD} | 0.082 | | 0.096 | | ns |
| Block select setup time | T_{BLKSU} | 0.207 | | 0.244 | | ns |
| Block select hold time | T_{BLKHD} | 0.216 | | 0.254 | | ns |
| Block select to out disable time (when pipelined register is disabled) | T_{BLK2Q} | | 1.51 | | 1.777 | ns |
| Block select minimum pulse width | T_{BLKMPW} | 0.186 | | 0.219 | | ns |
| Read enable setup time | T_{RDESU} | 0.53 | | 0.624 | | ns |
| Read enable hold time | T_{RDEHD} | 0.071 | | 0.083 | | ns |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN) | $T_{RDPLESU}$ | 0.248 | | 0.291 | | ns |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN) | $T_{RDPLEHD}$ | 0.102 | | 0.12 | | ns |
| Asynchronous reset to output propagation delay | T_{R2Q} | | 1.547 | | 1.82 | ns |
| Asynchronous reset removal time | T_{RSTREM} | 0.506 | | 0.595 | | ns |
| Asynchronous reset recovery time | T_{RSTREC} | 0.004 | | 0.005 | | ns |
| Asynchronous reset minimum pulse width | T_{RSTMPW} | 0.301 | | 0.354 | | ns |
| Pipelined register asynchronous reset removal time | $T_{PLRSTREM}$ | –0.279 | | –0.328 | | ns |
| Pipelined register asynchronous reset recovery time | $T_{PLRSTREC}$ | 0.327 | | 0.385 | | ns |
| Pipelined register asynchronous reset minimum pulse width | $T_{PLRSTMPW}$ | 0.282 | | 0.332 | | ns |
| Synchronous reset setup time | T_{SRSTSU} | 0.226 | | 0.265 | | ns |
| Synchronous reset hold time | T_{SRSTHD} | 0.036 | | 0.043 | | ns |
| Write enable setup time | T_{WESU} | 0.454 | | 0.534 | | ns |
| Write enable hold time | T_{WEHD} | 0.048 | | 0.057 | | ns |
| Maximum frequency | F_{MAX} | | 400 | | 340 | MHz |

The following table lists the RAM1K18 – two-port mode for depth × width configuration 512 × 36 in worst commercial-case conditions when $T_J = 85\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 236 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36

| Parameter | Symbol | –1 | | –Std | | Unit |
|--|-----------------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | |
| Clock period | T_{CY} | 2.5 | | 2.941 | | ns |
| Clock minimum pulse width high | $T_{CLKMPWH}$ | 1.125 | | 1.323 | | ns |
| Clock minimum pulse width low | $T_{CLKMPWL}$ | 1.125 | | 1.323 | | ns |
| Pipelined clock period | T_{PLCY} | 2.5 | | 2.941 | | ns |
| Pipelined clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.125 | | 1.323 | | ns |
| Pipelined clock minimum pulse width low | $T_{PLCLKMPWL}$ | 1.125 | | 1.323 | | ns |
| Read access time with pipeline register | T_{CLK2Q} | | 0.334 | | 0.393 | ns |
| Read access time without pipeline register | | | 2.25 | | 2.647 | ns |
| Address setup time | T_{ADDRSU} | 0.313 | | 0.368 | | ns |
| Address hold time | T_{ADDRHD} | 0.274 | | 0.322 | | ns |
| Data setup time | T_{DSU} | 0.337 | | 0.396 | | ns |
| Data hold time | T_{DHD} | 0.111 | | 0.13 | | ns |
| Block select setup time | T_{BLKSU} | 0.207 | | 0.244 | | ns |
| Block select hold time | T_{BLKHD} | 0.201 | | 0.237 | | ns |
| Block select to out disable time (when pipelined register is disabled) | T_{BLK2Q} | | 2.25 | | 2.647 | ns |
| Block select minimum pulse width | T_{BLKMPW} | 0.186 | | 0.219 | | ns |
| Read enable setup time | T_{RDESU} | 0.449 | | 0.528 | | ns |
| Read enable hold time | T_{RDEHD} | 0.167 | | 0.197 | | ns |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN) | $T_{RDPLESU}$ | 0.248 | | 0.291 | | ns |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN) | $T_{RDPLEHD}$ | 0.102 | | 0.12 | | ns |
| Asynchronous reset to output propagation delay | T_{R2Q} | | 1.506 | | 1.772 | ns |
| Asynchronous reset removal time | T_{RSTREM} | 0.506 | | 0.595 | | ns |
| Asynchronous reset recovery time | T_{RSTREC} | 0.004 | | 0.005 | | ns |
| Asynchronous reset minimum pulse width | T_{RSTMPW} | 0.301 | | 0.354 | | ns |
| Pipelined register asynchronous reset removal time | $T_{PLRSTREM}$ | –0.279 | | –0.328 | | ns |
| Pipelined register asynchronous reset recovery time | $T_{PLRSTREC}$ | 0.327 | | 0.385 | | ns |
| Pipelined register asynchronous reset minimum pulse width | $T_{PLRSTMPW}$ | 0.282 | | 0.332 | | ns |
| Synchronous reset setup time | T_{SRSTSU} | 0.226 | | 0.265 | | ns |
| Synchronous reset hold time | T_{SRSTHD} | 0.036 | | 0.043 | | ns |
| Write enable setup time | T_{WESU} | 0.39 | | 0.458 | | ns |
| Write enable hold time | T_{WEHD} | 0.242 | | 0.285 | | ns |
| Maximum frequency | F_{MAX} | | 400 | | 340 | MHz |

Table 245 • JTAG Programming (eNVM Only)

| M2S/M2GL | | | | |
|-----------------|-------------------------|----------------|---------------|-------------|
| Device | Image size Bytes | Program | Verify | Unit |
| 005 | 137536 | 39 | 4 | Sec |
| 010 | 274816 | 78 | 9 | Sec |
| 025 | 274816 | 78 | 9 | Sec |
| 050 | 278528 | 84 | 8 | Sec |
| 060 | 268480 | 76 | 8 | Sec |
| 090 | 544496 | 154 | 15 | Sec |
| 150 | 544496 | 155 | 15 | Sec |

Table 246 • JTAG Programming (Fabric and eNVM)

| M2S/M2GL | | | | |
|-----------------|-------------------------|----------------|---------------|-------------|
| Device | Image size Bytes | Program | Verify | Unit |
| 005 | 439296 | 59 | 11 | Sec |
| 010 | 842688 | 107 | 20 | Sec |
| 025 | 1497408 | 120 | 35 | Sec |
| 050 | 2695168 | 162 | 59 | Sec |
| 060 | 2686464 | 158 | 70 | Sec |
| 090 | 4190208 | 266 | 147 | Sec |
| 150 | 6682768 | 316 | 231 | Sec |

Table 247 • 2 Step IAP Programming (Fabric Only)

| M2S/M2GL | | | | | |
|-----------------|-------------------------|---------------------|----------------|---------------|-------------|
| Device | Image size Bytes | Authenticate | Program | Verify | Unit |
| 005 | 302672 | 4 | 17 | 6 | Sec |
| 010 | 568784 | 7 | 23 | 12 | Sec |
| 025 | 1223504 | 14 | 33 | 23 | Sec |
| 050 | 2424832 | 29 | 52 | 40 | Sec |
| 060 | 2418896 | 39 | 61 | 50 | Sec |
| 090 | 3645968 | 60 | 84 | 73 | Sec |
| 150 | 6139184 | 100 | 132 | 120 | Sec |

Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) (continued)

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 150 | 544496 | 10 | 158 | 15 | Sec |

Table 252 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005 | 439296 | 9 | 61 | 11 | Sec |
| 010 | 842688 | 15 | 107 | 21 | Sec |
| 025 | 1497408 | 26 | 121 | 35 | Sec |
| 050 | 2695168 | 43 | 141 | 55 | Sec |
| 060 | 2686464 | 48 | 143 | 60 | Sec |
| 090 | 4190208 | 75 | 244 | 91 | Sec |
| 150 | 6682768 | 117 | 296 | 141 | Sec |

Table 253 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)

| M2S/M2GL Device | Auto Programming | Auto Update | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
| | 100 kHz | 25 MHz | 12.5 MHz | |
| 005 | 47 | 27 | 28 | Sec |
| 010 | 77 | 35 | 35 | Sec |
| 025 | 150 | 42 | 41 | Sec |
| 050 | 33 ¹ | Not Supported | Not Supported | Sec |
| 060 | 291 | 83 | 82 | Sec |
| 090 | 427 | 109 | 108 | Sec |
| 150 | 708 | 157 | 160 | Sec |

1. Auto Programming in 050 device is done through SC_SPI, and SPI CLK is set to 6.25 MHz.

Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)

| M2S/M2GL Device | Auto Programming | Auto Update | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
| | 100 kHz | 25 MHz | 12.5 MHz | |
| 005 | 41 | 48 | 49 | Sec |
| 010 | 86 | 87 | 87 | Sec |
| 025 | 87 | 85 | 86 | Sec |
| 050 | 85 | Not Supported | Not Supported | Sec |
| 060 | 78 | 86 | 86 | Sec |
| 090 | 154 | 162 | 162 | Sec |

The following table lists the programming times in worst-case conditions when $T_J = 100\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$. External SPI flash part# AT25DF641-s3H is used during this measurement.

Table 256 • JTAG Programming (Fabric Only)

| M2S/M2GL Device | Image size | | Program | Verify | Unit |
|-----------------|------------|--|---------|--------|------|
| | Bytes | | | | |
| 005 | 302672 | | 44 | 10 | Sec |
| 010 | 568784 | | 50 | 18 | Sec |
| 025 | 1223504 | | 73 | 26 | Sec |
| 050 | 2424832 | | 88 | 54 | Sec |
| 060 | 2418896 | | 99 | 54 | Sec |
| 090 | 3645968 | | 135 | 126 | Sec |
| 150 | 6139184 | | 177 | 193 | Sec |


Table 257 • JTAG Programming (eNVM Only)

| M2S/M2GL Device | Image size | | Program | Verify | Unit |
|-----------------|------------|--|---------|--------|------|
| | Bytes | | | | |
| 005 | 137536 | | 61 | 4 | Sec |
| 010 | 274816 | | 100 | 9 | Sec |
| 025 | 274816 | | 100 | 9 | Sec |
| 050 | 2,78,528 | | 106 | 8 | Sec |
| 060 | 268480 | | 98 | 8 | Sec |
| 090 | 544496 | | 176 | 15 | Sec |
| 150 | 544496 | | 177 | 15 | Sec |

Table 258 • JTAG Programming (Fabric and eNVM)

| M2S/M2GL Device | Image size | | Program | Verify | Unit |
|-----------------|------------|--|---------|--------|------|
| | Bytes | | | | |
| 005 | 439296 | | 71 | 11 | Sec |
| 010 | 842688 | | 129 | 20 | Sec |
| 025 | 1497408 | | 142 | 35 | Sec |
| 050 | 2695168 | | 184 | 59 | Sec |
| 060 | 2686464 | | 180 | 70 | Sec |
| 090 | 4190208 | | 288 | 147 | Sec |
| 150 | 6682768 | | 338 | 231 | Sec |

Figure 20 • DEVRST_N to Functional Timing Diagram for IGLOO2



2.3.27 Flash*Freeze Timing Characteristics

The following table lists the Flash*Freeze entry and exit times in worst-case industrial conditions when $T_J = 100\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 293 • Flash*Freeze Entry and Exit Times

| Parameter | Symbol | Entry/Exit Timing | | | Unit | Conditions |
|--|-----------|----------------------------------|-----|--------------|---------------|---|
| | | FCLK = 100MHz | | FCLK = 3 MHz | | |
| | | 005, 010, 025, 060, 090, and 150 | 050 | All Devices | | |
| Entry time | TFF_ENTRY | 160 | 150 | 320 | μs | eNVM and MSS/HPMS PLL = ON |
| | | 215 | 200 | 430 | μs | eNVM and MSS/HPMS PLL= OFF |
| Exit time with respect to the MSS PLL Lock | TFF_EXIT | 100 | 100 | 140 | μs | eNVM and MSS/HPMS PLL = ON during F*F |
| | | 136 | 120 | 190 | μs | eNVM = ON and MSS/HPMS PLL = OFF during F*F and MSS/HPMS PLL turned back on at exit |
| | | 200 | 200 | 285 | μs | eNVM and MSS/HPMS PLL = OFF during F*F and both are turned back on at exit |
| | | 200 | 200 | 285 | μs | eNVM = OFF and MSS/HPMS PLL = ON during F*F and eNVM turned back on at exit |

2.3.31.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI_x_CLK. For timing parameter definitions, see Figure 22, page 128.

The following table lists the SPI characteristics in worst-case industrial conditions when $T_J = 100\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

Table 305 • SPI Characteristics for All Devices

| Symbol | Description | Min | Typ | Max | Unit | Conditions |
|---------|--|-------|------|-----|---------------|---|
| SPIFMAX | Maximum operating frequency of SPI interface | | | 20 | MHz | |
| sp1 | SPI_[0 1]_CLK minimum period | | | | | |
| | SPI_[0 1]_CLK = PCLK/2 | 12 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/4 | 24.1 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/8 | 48.2 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/16 | 0.1 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/32 | 0.19 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/64 | 0.39 | | | μs | |
| sp2 | SPI_[0 1]_CLK minimum pulse width high | | | | | |
| | SPI_[0 1]_CLK = PCLK/2 | 6 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/4 | 12.05 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/8 | 24.1 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/16 | 0.05 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/32 | 0.095 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/64 | 0.195 | | | μs | |
| sp3 | SPI_[0 1]_CLK minimum pulse width low | | | | | |
| | SPI_[0 1]_CLK = PCLK/2 | 6 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/4 | 12.05 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/8 | 24.1 | | | ns | |
| | SPI_[0 1]_CLK = PCLK/16 | 0.05 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/32 | 0.095 | | | μs | |
| | SPI_[0 1]_CLK = PCLK/64 | 0.195 | | | μs | |
| sp4 | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%–90%) ¹ | | 2.77 | | ns | I/O Configuration: LVCMOS 2.5 V– 8 mA AC loading: 35 pF Test conditions: Typical voltage, 25 °C |