

Welcome to E-XFL.COM

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details	
Product Status	Active
Architecture	MCU, FPGA
Core Processor	ARM® Cortex®-M3
Flash Size	256KB
RAM Size	64KB
Peripherals	DDR, PCIe, SERDES
Connectivity	CANbus, Ethernet, I²C, SPI, UART/USART, USB
Speed	166MHz
Primary Attributes	FPGA - 10K Logic Modules
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2s010t-fgg484i

Table 51 LVCMOS 1.8 V Minimum and Maximum AC Switching Speed . . . 29
Table 52 LVCMOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers) . . . 29
Table 53 LVCMOS 1.8 V Receiver Characteristics (Input Buffers) . . . 30
Table 54 LVCMOS 1.8 V AC Calibrated Impedance Option . . . 30
Table 55 LVCMOS 1.8 V AC Test Parameter Specifications . . . 30
Table 56 LVCMOS 1.8 V Transmitter Drive Strength Specifications . . . 30
Table 57 LVCMOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers) . . . 31
Table 58 LVCMOS 1.5 V DC Recommended Operating Conditions . . . 32
Table 59 LVCMOS 1.5 V DC Input Voltage Specification . . . 32
Table 60 LVCMOS 1.8 V Transmitter Characteristics for MSIO I/O Bank . . . 32
Table 61 LVCMOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank . . . 32
Table 62 LVCMOS 1.5 V DC Output Voltage Specification . . . 33
Table 63 LVCMOS 1.5 V AC Minimum and Maximum Switching Speed . . . 33
Table 64 LVCMOS 1.5 V AC Calibrated Impedance Option . . . 33
Table 65 LVCMOS 1.5 V AC Test Parameter Specifications . . . 33
Table 66 LVCMOS 1.5 V Transmitter Drive Strength Specifications . . . 33
Table 67 LVCMOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers) . 34
Table 68 LVCMOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) . . . 34
Table 69 LVCMOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) . . . 34
Table 70 LVCMOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . 34
Table 71 LVCMOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) . . . 35
Table 72 LVCMOS 1.2 V DC Recommended DC Operating Conditions . . . 36
Table 73 LVCMOS 1.2 V DC Input Voltage Specification . . . 36
Table 74 LVCMOS 1.2 V DC Output Voltage Specification . . . 36
Table 75 LVCMOS 1.2 V Minimum and Maximum AC Switching Speed . . . 36
Table 76 LVCMOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) . . 36
Table 77 LVCMOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) . . 37
Table 78 LVCMOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) . . . 37
Table 79 LVCMOS 1.2 V AC Calibrated Impedance Option . . . 37
Table 80 LVCMOS 1.2 V AC Test Parameter Specifications . . . 37
Table 81 LVCMOS 1.2 V Transmitter Drive Strength Specifications . . . 37
Table 82 LVCMOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) . . . 38
Table 83 LVCMOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . 38
Table 84 LVCMOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) . . . 38
Table 85 PCI/PCI-X DC Recommended Operating Conditions . . . 39
Table 86 PCI/PCI-X DC Input Voltage Specification . . . 39
Table 87 PCI/PCI-X DC Output Voltage Specification . . . 39
Table 88 PCI/PCI-X Minimum and Maximum AC Switching Speed . . . 39
Table 89 PCI/PCI-X AC Test Parameter Specifications . . . 39
Table 90 LVCMOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) . . 39
Table 91 PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers) . . . 40
Table 92 PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers) . . . 40
Table 93 HSTL Recommended DC Operating Conditions . . . 40
Table 94 HSTL DC Input Voltage Specification . . . 40
Table 95 HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only . . . 41
Table 96 HSTL DC Differential Voltage Specification . . . 41
Table 97 HSTL AC Differential Voltage Specifications . . . 41
Table 98 HSTL Minimum and Maximum AC Switching Speed . . . 41
Table 99 HSTL Impedance Specification . . . 41
Table 100 HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) . . . 42
Table 101 HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . . 42
Table 102 HSTL AC Test Parameter Specification . . . 42
Table 103 DDR1/SSTL2 DC Recommended Operating Conditions . . . 43
Table 104 DDR1/SSTL2 DC Input Voltage Specification . . . 43
Table 105 DDR1/SSTL2 DC Output Voltage Specification . . . 43
Table 106 DDR1/SSTL2 DC Differential Voltage Specification . . . 43
Table 107 SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers) . . . 44

Table 108 SSTL2 AC Differential Voltage Specifications . . . 44
Table 109 SSTL2 Minimum and Maximum AC Switching Speeds . . . 44
Table 110 SSTL2 AC Impedance Specifications . . . 44
Table 111 DDR1/SSTL2 AC Test Parameter Specifications . . . 44
Table 112 SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers) . . . 45
Table 113 DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers) . . . 45
Table 114 SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . . 45
Table 115 DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) . . . 45
Table 116 DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) . . . 45
Table 117 DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) . . . 45
Table 118 SSTL18 DC Recommended DC Operating Conditions . . . 46
Table 119 SSTL18 DC Input Voltage Specification . . . 46
Table 120 SSTL18 DC Output Voltage Specification . . . 46
Table 121 DDR1/SSTL2 Class II Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) . . . 46
Table 122 DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code . . . 47
Table 123 SSTL18 DC Differential Voltage Specification . . . 47
Table 124 SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only) . . . 47
Table 125 SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only) . . . 47
Table 126 SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only) . . . 47
Table 127 SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only) . . . 47
Table 128 SSTL15 DC Recommended DC Operating Conditions (for DDRIO I/O Bank Only) . . . 48
Table 129 SSTL15 DC Input Voltage Specification (for DDRIO I/O Bank Only) . . . 48
Table 130 DDR2/SSTL18 Transmitter Characteristics (Output and Tristate Buffers) . . . 48
Table 131 SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) . 49
Table 132 SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only) . . . 49
Table 133 SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only) . . . 49
Table 134 SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only) . . . 49
Table 135 SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only) . . . 49
Table 136 DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only . . . 50
Table 137 DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers) . . . 50
Table 138 SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only) . . . 50
Table 139 LPDDR DC Recommended DC Operating Conditions . . . 51
Table 140 LPDDR DC Input Voltage Specification . . . 51
Table 141 LPDDR DC Output Voltage Specification Reduced Drive . . . 51
Table 142 LPDDR DC Output Voltage Specification Full Drive . . . 51
Table 143 LPDDR DC Differential Voltage Specification . . . 51
Table 144 LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes . . . 52
Table 145 LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers) . . . 52
Table 146 LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only) . . . 52
Table 147 LPDDR AC Specifications (for DDRIO I/O Bank Only) . . . 52
Table 148 LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only) . . . 52
Table 149 LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only) . . . 52
Table 150 LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions . . . 53
Table 151 LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification . . . 53
Table 152 LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification . . . 53
Table 153 LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds . . . 53
Table 154 LPDDR-LVCMOS 1.8 V Calibrated Impedance Option . . . 53
Table 155 LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers) . . . 53
Table 156 LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications . . . 54
Table 157 LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank . . . 54
Table 158 LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers) . . . 54
Table 159 LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) . . . 54
Table 160 LVDS Recommended DC Operating Conditions . . . 55