

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 256KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB  |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 10K Logic Modules  |
| Operating Temperature   | 0°C ~ 85°C (TJ)   |
| Package / Case          | 400-LFBGA   |
| Supplier Device Package | 400-VFBGA (17x17)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s010ts-1vf400">https://www.e-xfl.com/product-detail/microchip-technology/m2s010ts-1vf400</a> |

# Contents

---

|          |   |          |
|----------|---|----------|
| <b>1</b> | <b>Revision History</b>                                       | <b>1</b> |
| 1.1      | Revision 11.0   | 1        |
| 1.2      | Revision 10.0   | 1        |
| 1.3      | Revision 9.0  | 1        |
| 1.4      | Revision 8.0  | 2        |
| 1.5      | Revision 7.0  | 2        |
| 1.6      | Revision 6.0  | 2        |
| 1.7      | Revision 5.0  | 2        |
| 1.8      | Revision 4.0  | 2        |
| 1.9      | Revision 3.0  | 3        |
| 1.10     | Revision 2.0  | 3        |
| 1.11     | Revision 1.0  | 3        |
| <b>2</b> | <b>IGLOO2 FPGA and SmartFusion2 SoC FPGA</b>                  | <b>4</b> |
| 2.1      | Device Status   | 4        |
| 2.2      | References  | 5        |
| 2.3      | Electrical Specifications                                     | 5        |
| 2.3.1    | Operating Conditions  | 5        |
| 2.3.2    | Power Consumption   | 12       |
| 2.3.3    | Average Fabric Temperature and Voltage Derating Factors       | 14       |
| 2.3.4    | Timing Model  | 15       |
| 2.3.5    | User I/O Characteristics                                      | 17       |
| 2.3.6    | Logic Element Specifications                                  | 75       |
| 2.3.7    | Global Resource Characteristics                               | 78       |
| 2.3.8    | FPGA Fabric SRAM  | 79       |
| 2.3.9    | Programming Times   | 94       |
| 2.3.10   | Math Block Timing Characteristics                             | 103      |
| 2.3.11   | Embedded NVM (eNVM) Characteristics                           | 104      |
| 2.3.12   | SRAM PUF  | 105      |
| 2.3.13   | Non-Deterministic Random Bit Generator (NRBG) Characteristics | 106      |
| 2.3.14   | Cryptographic Block Characteristics                           | 106      |
| 2.3.15   | Crystal Oscillator  | 107      |
| 2.3.16   | On-Chip Oscillator  | 109      |
| 2.3.17   | Clock Conditioning Circuits (CCC)                             | 110      |
| 2.3.18   | JTAG  | 112      |
| 2.3.19   | System Controller SPI Characteristics                         | 113      |
| 2.3.20   | Power-up to Functional Times                                  | 114      |
| 2.3.21   | DEVRST_N Characteristics                                      | 116      |
| 2.3.22   | DEVRST_N to Functional Times                                  | 116      |
| 2.3.23   | Flash*Freeze Timing Characteristics                           | 119      |
| 2.3.24   | DDR Memory Interface Characteristics                          | 120      |
| 2.3.25   | SFP Transceiver Characteristics                               | 120      |
| 2.3.26   | SerDes Electrical and Timing AC and DC Characteristics        | 121      |
| 2.3.27   | SmartFusion2 Specifications                                   | 123      |
| 2.3.28   | CAN Controller Characteristics                                | 128      |
| 2.3.29   | USB Characteristics   | 128      |
| 2.3.30   | MMUART Characteristics  | 129      |
| 2.3.31   | IGLOO2 Specifications   | 129      |

**Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2\text{ V}$ ) – Typical Process**

| Symbol | Modes        | 005  | 010  | 025  | 050  | 060  | 090  | 150  | Unit | Conditions  |
|--------|--------------|------|------|------|------|------|------|------|------|---|
| IDC2   | Flash*Freeze | 1.4  | 2.6  | 3.7  | 5.1  | 5.0  | 5.1  | 8.9  | mA   | Typical<br>( $T_J = 25\text{ }^\circ\text{C}$ )     |
|        |              | 12.0 | 20.0 | 26.6 | 35.3 | 35.4 | 35.7 | 57.8 | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |              | 18.5 | 30.8 | 41.0 | 54.5 | 54.5 | 55.0 | 89.0 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |

**Table 12 • SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26\text{ V}$ ) – Worst-Case Process**

| Symbol | Modes            | 005  | 010  | 025   | 050   | 060   | 090   | 150   | Unit | Conditions  |
|--------|------------------|------|------|-------|-------|-------|-------|-------|------|---|
| IDC1   | Non-Flash*Freeze | 43.8 | 57.0 | 84.6  | 132.3 | 161.4 | 163.0 | 242.5 | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |                  | 65.3 | 85.7 | 127.8 | 200.9 | 245.4 | 247.8 | 369.0 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |
| IDC2   | Flash*Freeze     | 29.1 | 45.6 | 51.7  | 62.7  | 69.3  | 70.0  | 84.8  | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |                  | 44.9 | 70.3 | 79.7  | 96.5  | 106.8 | 107.8 | 130.6 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |

### 2.3.2.2 Programming Currents

The following tables represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

**Table 13 • Currents During Program Cycle,  $0\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 <sup>1</sup> | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| $V_{DD}$        | 1.26        | 46  | 53  | 55  | 58  | 30  | 42  | 52               | mA   |
| $V_{PP}$        | 3.46        | 8   | 11  | 6   | 10  | 9   | 12  | 12               | mA   |
| $V_{PPNVM}$     | 3.46        | 1   | 2   | 2   | 3   | 3   | 3   |                  | mA   |
| $V_{DDI}$       | 2.62        | 31  | 16  | 17  | 1   | 12  | 12  | 81               | mA   |
|                 | 3.46        | 62  | 31  | 36  | 1   | 12  | 17  | 84               | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19               |      |

1.  $V_{PP}$  and  $V_{PPNVM}$  are internally shorted.

**Table 14 • Currents During Verify Cycle,  $0\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 <sup>1</sup> | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| $V_{DD}$        | 1.26        | 44  | 53  | 55  | 58  | 33  | 41  | 51               | mA   |
| $V_{PP}$        | 3.46        | 6   | 5   | 3   | 15  | 8   | 11  | 12               | mA   |
| $V_{PPNVM}$     | 3.46        | 1   | 0   | 0   | 1   | 1   | 1   |                  | mA   |
| $V_{DDI}$       | 2.62        | 31  | 16  | 17  | 1   | 12  | 11  | 81               | mA   |
|                 | 3.46        | 61  | 32  | 36  | 1   | 12  | 17  | 84               | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19               |      |

1.  $V_{PP}$  and  $V_{PPNVM}$  are internally shorted.

**Table 15 • Inrush Currents at Power up,  $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|-----|------|
| $V_{DD}$        | 1.26        | 25  | 32  | 38  | 48  | 45  | 77  | 109 | mA   |
| $V_{PP}$        | 3.46        | 33  | 49  | 36  | 180 | 13  | 36  | 51  | mA   |
| $V_{DDI}$       | 2.62        | 134 | 141 | 161 | 187 | 93  | 272 | 388 | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19  |      |

### 2.3.3 Average Fabric Temperature and Voltage Derating Factors

The following table lists the average temperature and voltage derating factors for fabric timing delays normalized to  $T_J = 85\text{ }^{\circ}\text{C}$ , in worst-case  $V_{DD} = 1.14\text{ V}$ .


**Table 16 • Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays**

| Array Voltage $V_{DD}$ (V) | $-40\text{ }^{\circ}\text{C}$ | $0\text{ }^{\circ}\text{C}$ | $25\text{ }^{\circ}\text{C}$ | $70\text{ }^{\circ}\text{C}$ | $85\text{ }^{\circ}\text{C}$ | $100\text{ }^{\circ}\text{C}$ |
|----------------------------|-------------------------------|-----------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|
| 1.14                       | 0.83                          | 0.89                        | 0.92                         | 0.98                         | <b>1.00</b>                  | 1.02                          |
| 1.2                        | 0.75                          | 0.80                        | 0.83                         | 0.89                         | 0.91                         | 0.93                          |
| 1.26                       | 0.69                          | 0.73                        | 0.76                         | 0.81                         | 0.83                         | 0.85                          |

### 2.3.5.2 Output Buffer and AC Loading

The following figure shows the output buffer and AC loading.

**Figure 4 • Output Buffer AC Loading**



**Table 46 • LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)**  
(continued)

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 4 mA                   | Slow         | 3.095    | 3.641 | 2.705    | 3.182 | 3.088    | 3.633 | 4.738      | 5.575 | 4.348      | 5.116 | ns   |
|                        | Medium       | 2.825    | 3.324 | 2.488    | 2.927 | 2.823    | 3.321 | 4.492      | 5.285 | 4.063      | 4.781 | ns   |
|                        | Medium fast  | 2.701    | 3.178 | 2.384    | 2.804 | 2.698    | 3.173 | 4.364      | 5.135 | 3.945      | 4.642 | ns   |
|                        | Fast         | 2.69     | 3.165 | 2.377    | 2.796 | 2.687    | 3.161 | 4.359      | 5.129 | 3.94       | 4.636 | ns   |
| 6 mA                   | Slow         | 2.919    | 3.434 | 2.491    | 2.93  | 2.902    | 3.414 | 5.085      | 5.983 | 4.674      | 5.5   | ns   |
|                        | Medium       | 2.65     | 3.118 | 2.279    | 2.681 | 2.642    | 3.108 | 4.845      | 5.701 | 4.375      | 5.148 | ns   |
|                        | Medium fast  | 2.529    | 2.975 | 2.176    | 2.56  | 2.521    | 2.965 | 4.724      | 5.558 | 4.259      | 5.011 | ns   |
|                        | Fast         | 2.516    | 2.96  | 2.168    | 2.551 | 2.508    | 2.95  | 4.717      | 5.55  | 4.251      | 5.002 | ns   |
| 8 mA                   | Slow         | 2.863    | 3.368 | 2.427    | 2.855 | 2.844    | 3.346 | 5.196      | 6.114 | 4.769      | 5.612 | ns   |
|                        | Medium       | 2.599    | 3.058 | 2.217    | 2.608 | 2.59     | 3.047 | 4.952      | 5.827 | 4.471      | 5.261 | ns   |
|                        | Medium fast  | 2.483    | 2.921 | 2.114    | 2.487 | 2.473    | 2.91  | 4.832      | 5.685 | 4.364      | 5.134 | ns   |
|                        | Fast         | 2.467    | 2.902 | 2.106    | 2.478 | 2.457    | 2.89  | 4.826      | 5.678 | 4.348      | 5.116 | ns   |
| 12 mA                  | Slow         | 2.747    | 3.232 | 2.296    | 2.701 | 2.724    | 3.204 | 5.39       | 6.342 | 4.938      | 5.81  | ns   |
|                        | Medium       | 2.493    | 2.934 | 2.102    | 2.473 | 2.483    | 2.921 | 5.166      | 6.078 | 4.65       | 5.471 | ns   |
|                        | Medium fast  | 2.382    | 2.803 | 2.006    | 2.36  | 2.371    | 2.789 | 5.067      | 5.962 | 4.546      | 5.349 | ns   |
|                        | Fast         | 2.369    | 2.787 | 1.999    | 2.352 | 2.357    | 2.773 | 5.063      | 5.958 | 4.538      | 5.339 | ns   |
| 16 mA                  | Slow         | 2.677    | 3.149 | 2.213    | 2.604 | 2.649    | 3.116 | 5.575      | 6.56  | 5.08       | 5.977 | ns   |
|                        | Medium       | 2.432    | 2.862 | 2.028    | 2.386 | 2.421    | 2.848 | 5.372      | 6.32  | 4.801      | 5.649 | ns   |
|                        | Medium fast  | 2.324    | 2.734 | 1.937    | 2.278 | 2.311    | 2.718 | 5.297      | 6.233 | 4.7        | 5.531 | ns   |
|                        | Fast         | 2.313    | 2.721 | 1.929    | 2.269 | 2.3      | 2.706 | 5.296      | 6.231 | 4.699      | 5.529 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 47 • LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.48     | 4.095 | 3.855    | 4.534 | 3.785    | 4.453 | 2.12       | 2.494 | 3.45       | 4.059 | ns   |
| 4 mA                   | Slow         | 2.583    | 3.039 | 3.042    | 3.579 | 3.138    | 3.691 | 4.143      | 4.874 | 4.687      | 5.513 | ns   |
| 6 mA                   | Slow         | 2.392    | 2.815 | 2.669    | 3.139 | 2.82     | 3.317 | 4.909      | 5.775 | 5.083      | 5.98  | ns   |
| 8 mA                   | Slow         | 2.309    | 2.717 | 2.565    | 3.017 | 2.74     | 3.223 | 5.812      | 6.837 | 5.523      | 6.497 | ns   |
| 12 mA                  | Slow         | 2.333    | 2.745 | 2.437    | 2.867 | 2.626    | 3.089 | 6.131      | 7.213 | 5.712      | 6.72  | ns   |
| 16 mA                  | Slow         | 2.412    | 2.838 | 2.335    | 2.747 | 2.533    | 2.979 | 6.54       | 7.694 | 6.007      | 7.067 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 58 • LVCMOS 1.8 V Transmitter Characteristics for MSIO I/O Bank**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 3.441           | 4.047 | 4.165           | 4.9   | 4.413           | 5.192 | 4.891                        | 5.755 | 5.138                        | 6.044 | ns   |
| 4 mA                   | Slow         | 3.218           | 3.786 | 3.642           | 4.284 | 3.941           | 4.636 | 5.665                        | 6.665 | 5.568                        | 6.551 | ns   |
| 6 mA                   | Slow         | 3.141           | 3.694 | 3.501           | 4.118 | 3.823           | 4.498 | 6.587                        | 7.75  | 6.032                        | 7.096 | ns   |
| 8 mA                   | Slow         | 3.165           | 3.723 | 3.319           | 3.904 | 3.654           | 4.298 | 6.898                        | 8.115 | 6.216                        | 7.313 | ns   |
| 10 mA                  | Slow         | 3.202           | 3.767 | 3.278           | 3.857 | 3.616           | 4.254 | 7.25                         | 8.529 | 6.435                        | 7.571 | ns   |
| 12 mA                  | Slow         | 3.277           | 3.855 | 3.175           | 3.736 | 3.519           | 4.139 | 7.392                        | 8.697 | 6.538                        | 7.692 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 59 • LVCMOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 2.725           | 3.206 | 3.316           | 3.901 | 3.484           | 4.099 | 5.204                        | 6.123 | 4.997                        | 5.88  | ns   |
| 4 mA                   | Slow         | 2.242           | 2.638 | 2.777           | 3.267 | 2.947           | 3.466 | 5.729                        | 6.74  | 5.448                        | 6.41  | ns   |
| 6 mA                   | Slow         | 1.995           | 2.347 | 2.466           | 2.901 | 2.63            | 3.094 | 6.372                        | 7.496 | 5.987                        | 7.043 | ns   |
| 8 mA                   | Slow         | 2.001           | 2.354 | 2.44            | 2.87  | 2.6             | 3.058 | 6.633                        | 7.804 | 6.193                        | 7.286 | ns   |
| 10 mA                  | Slow         | 2.025           | 2.382 | 2.312           | 2.719 | 2.47            | 2.906 | 6.94                         | 8.165 | 6.412                        | 7.544 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.9 1.5 V LVCMOS

LVCMOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 60 • LVCMOS 1.5 V DC Recommended Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max   | Unit |
|----------------|------------------|-------|-----|-------|------|
| Supply voltage | V <sub>DDI</sub> | 1.425 | 1.5 | 1.575 | V    |

**Table 61 • LVCMOS 1.5 V DC Input Voltage Specification**

| Parameter   | Symbol               | Min                     | Max                     | Unit |
|---|----------------------|-------------------------|-------------------------|------|
| DC input logic high for (MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.575                   | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         | -    |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         | -    |

1. See Table 24, page 22.

**Table 77 • LVCMOS 1.2 V AC Calibrated Impedance Option**

| Parameter   | Symbol   | Typ            | Unit     |
|---|----------|----------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 40 | $\Omega$ |

**Table 78 • LVCMOS 1.2 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit     |
|--|------------|-----|----------|
| Measuring/trip point   | $V_{TRIP}$ | 0.6 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 79 • LVCMOS 1.2 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                | $V_{OH}$ (V)          | $V_{OL}$ (V)          | IOH (at $V_{OH}$ )<br>mA | IOL (at $V_{OL}$ )<br>mA |
|------------------------|----------------|----------------|-----------------------|-----------------------|--------------------------|--------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank | Min                   | Max                   |                          |                          |
| 2 mA                   | 2 mA           | 2 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 2                        | 2                        |
| 4 mA                   | 4 mA           | 4 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 4                        | 4                        |
|                        |                | 6 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 6                        | 6                        |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.14\text{ V}$

**Table 80 • LVCMOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |      | $T_{PYS}$ |       | Unit |
|--------------------------|----------|------|-----------|-------|------|
|                          | -1       | -Std | -1        | -Std  |      |
| None                     | 2.448    | 2.88 | 2.466     | 2.901 | ns   |

**Table 81 • LVCMOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-------------------------|----------|-------|-----------|-------|------|
|                         | -1       | -Std  | -1        | -Std  |      |
| None                    | 4.714    | 5.545 | 4.675     | 5.5   | ns   |
| 50                      | 6.668    | 7.845 | 6.579     | 7.74  | ns   |
| 75                      | 5.832    | 6.862 | 5.76      | 6.777 | ns   |
| 150                     | 5.162    | 6.073 | 5.111     | 6.014 | ns   |



### 2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 2.375 | 2.5   | 2.625 | V    |
| Termination voltage     | $V_{TT}$  | 1.164 | 1.250 | 1.339 | V    |
| Input reference voltage | $V_{REF}$ | 1.164 | 1.250 | 1.339 | V    |

**Table 104 • DDR1/SSTL2 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min              | Max              | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.15$ | 2.625            | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3             | $V_{REF} - 0.15$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                  |                  |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                  |                  |      |

1. See Table 24, page 22.

**Table 105 • DDR1/SSTL2 DC Output Voltage Specification**

| Parameter   | Symbol               | Min              | Max              | Unit |
|---|----------------------|------------------|------------------|------|
| <b>SSTL2 Class I (DDR Reduced Drive)</b>  |                      |                  |                  |      |
| DC output logic high  | $V_{OH}$             | $V_{TT} + 0.608$ |                  | V    |
| DC output logic low   | $V_{OL}$             |                  | $V_{TT} - 0.608$ | V    |
| Output minimum source DC current  | $I_{OH}$ at $V_{OH}$ | 8.1              |                  | mA   |
| Output minimum sink current   | $I_{OL}$ at $V_{OL}$ | -8.1             |                  | mA   |
| <b>SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only</b> |                      |                  |                  |      |
| DC output logic high  | $V_{OH}$             | $V_{TT} + 0.81$  |                  | V    |
| DC output logic low   | $V_{OL}$             |                  | $V_{TT} - 0.81$  | V    |
| Output minimum source DC current  | $I_{OH}$ at $V_{OH}$ | 16.2             |                  | mA   |
| Output minimum sink current   | $I_{OL}$ at $V_{OL}$ | -16.2            |                  | mA   |

**Table 106 • DDR1/SSTL2 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 112 • SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

|                     | On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     |                          | -1       | -Std  |      |
| Pseudo differential | None                     | 2.798    | 3.293 | ns   |
| True differential   | None                     | 2.733    | 3.215 | ns   |

**Table 113 • DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

|                     | On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     |                          | -1       | -Std  |      |
| Pseudo differential | None                     | 2.476    | 2.913 | ns   |
| True differential   | None                     | 2.475    | 2.911 | ns   |

**Table 114 • SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.26     | 2.66  | 1.99     | 2.341 | 1.985    | 2.335 | 2.135    | 2.512 | 2.13     | 2.505 | ns   |
| Differential | 2.26     | 2.658 | 2.202    | 2.591 | 2.201    | 2.589 | 2.393    | 2.815 | 2.392    | 2.814 | ns   |

**Table 115 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.055    | 2.417 | 2.037    | 2.396 | 2.03     | 2.388 | 2.068    | 2.433 | 2.061    | 2.425 | ns   |
| Differential | 2.192    | 2.58  | 2.434    | 2.864 | 2.425    | 2.852 | 2.164    | 2.545 | 2.156    | 2.536 | ns   |

**Table 116 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 1.512    | 1.779 | 1.462    | 1.72  | 1.462    | 1.72  | 1.676    | 1.972 | 1.676    | 1.971 | ns   |
| Differential | 1.676    | 1.971 | 1.774    | 2.087 | 1.766    | 2.077 | 1.854    | 2.181 | 1.845    | 2.171 | ns   |

**Table 117 • DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.122    | 2.497 | 1.906    | 2.243 | 1.902    | 2.237 | 2.061    | 2.424 | 2.056    | 2.418 | ns   |
| Differential | 2.127    | 2.501 | 2.042    | 2.402 | 2.043    | 2.403 | 2.363    | 2.78  | 2.365    | 2.781 | ns   |

**Table 131 • SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                                       | Symbol               | Min                  | Max                  | Unit |
|---|----------------------|----------------------|----------------------|------|
| <b>DDR3/SSTL15 Class I (DDR3 Reduced Drive)</b> |                      |                      |                      |      |
| DC output logic high                            | $V_{OH}$             | $0.8 \times V_{DDI}$ |                      | V    |
| DC output logic low                             | $V_{OL}$             |                      | $0.2 \times V_{DDI}$ | V    |
| Output minimum source DC current                | $I_{OH}$ at $V_{OH}$ | 6.5                  |                      | mA   |
| Output minimum sink current                     | $I_{OL}$ at $V_{OL}$ | -6.5                 |                      | mA   |
| <b>DDR3/SSTL15 Class II (DDR3 Full Drive)</b>   |                      |                      |                      |      |
| DC output logic high                            | $V_{OH}$             | $0.8 \times V_{DDI}$ |                      | V    |
| DC output logic low                             | $V_{OL}$             |                      | $0.2 \times V_{DDI}$ | V    |
| Output minimum source DC current                | $I_{OH}$ at $V_{OH}$ | 7.6                  |                      | mA   |
| Output minimum sink current                     | $I_{OL}$ at $V_{OL}$ | -7.6                 |                      | mA   |

**Table 132 • SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                     | Symbol   | Min | Unit |
|-------------------------------|----------|-----|------|
| DC input differential voltage | $V_{ID}$ | 0.2 | V    |

**Note:** To meet JEDEC electrical compliance, use DDR3 full drive transmitter.

**Table 133 • SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.3                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.150$ | $0.5 \times V_{DDI} + 0.150$ | V    |

**Table 134 • SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specifications |

**Table 135 • SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ                 | Unit     | Conditions                        |
|--|-----------|---------------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 34, 40              | $\Omega$ | Reference resistor = 240 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 20, 30, 40, 60, 120 | $\Omega$ | Reference resistor = 240 $\Omega$ |

### 2.3.7.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.

#### Minimum and Maximum Input and Output Levels

**Table 203 • RSDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 204 • RSDS DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max   | Unit |
|------------------|--------|-----|-------|------|
| DC input voltage | $V_I$  | 0   | 2.925 | V    |

**Table 205 • RSDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 206 • RSDS Differential Voltage Specification**

| Parameter                         | Symbol    | Min | Max | Unit |
|-----------------------------------|-----------|-----|-----|------|
| Differential output voltage swing | $V_{OD}$  | 100 | 600 | mV   |
| Output common mode voltage        | $V_{OCM}$ | 0.5 | 1.5 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.3 | 1.5 | V    |
| Input differential voltage        | $V_{ID}$  | 100 | 600 | mV   |

**Table 207 • RSDS Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions  |
|--|-----------|-----|------|---|
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 520 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 700 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |

**Table 208 • RSDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | RT     | 100 | $\Omega$ |

**Table 209 • RSDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

The following table lists the input data register propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 219 • Input Data Register Propagation Delays**

| Parameter  | Symbol        | Measuring Nodes (from, to) <sup>1</sup> | -1    |       | Unit |
|--|---------------|---|-------|-------|------|
|  |               |   | -Std  |       |      |
| Bypass delay of the input register                           | $T_{IBYP}$    | F, G                                    | 0.353 | 0.415 | ns   |
| Clock-to-Q of the input register                             | $T_{ICLKQ}$   | E, G                                    | 0.16  | 0.188 | ns   |
| Data setup time for the input register                       | $T_{ISUD}$    | A, E                                    | 0.357 | 0.421 | ns   |
| Data hold time for the input register                        | $T_{IHD}$     | A, E                                    | 0     | 0     | ns   |
| Enable setup time for the input register                     | $T_{ISUE}$    | B, E                                    | 0.46  | 0.542 | ns   |
| Enable hold time for the input register                      | $T_{IHE}$     | B, E                                    | 0     | 0     | ns   |
| Synchronous load setup time for the input register           | $T_{ISUSL}$   | D, E                                    | 0.46  | 0.542 | ns   |
| Synchronous load hold time for the input register            | $T_{IHSL}$    | D, E                                    | 0     | 0     | ns   |
| Asynchronous clear-to-Q of the input register (ADn=1)        | $T_{IALN2Q}$  | C, G                                    | 0.625 | 0.735 | ns   |
| Asynchronous preset-to-Q of the input register (ADn=0)       |               | C, G                                    | 0.587 | 0.69  | ns   |
| Asynchronous load removal time for the input register        | $T_{IREMALN}$ | C, E                                    | 0     | 0     | ns   |
| Asynchronous load recovery time for the input register       | $T_{IRECALN}$ | C, E                                    | 0.074 | 0.087 | ns   |
| Asynchronous load minimum pulse width for the input register | $T_{IWALN}$   | C, C                                    | 0.304 | 0.357 | ns   |
| Clock minimum pulse width high for the input register        | $T_{ICKMPWH}$ | E, E                                    | 0.075 | 0.088 | ns   |
| Clock minimum pulse width low for the input register         | $T_{ICKMPWL}$ | E, E                                    | 0.159 | 0.187 | ns   |

1. For the derating values at specific junction temperature and voltage supply levels, see [Table 16](#), page 14 for derating values.

**Table 221 • Input DDR Propagation Delays (continued)**

| <b>Symbol</b>    | <b>Description</b>                                  | <b>Measuring Nodes<br/>(from, to)</b> | <b>-1</b> | <b>-Std</b> | <b>Unit</b> |
|------------------|---|---------------------------------------|-----------|-------------|-------------|
| $T_{DDRIWAL}$    | Asynchronous load minimum pulse width for input DDR | F, F                                  | 0.304     | 0.357       | ns          |
| $T_{DDRICKMPWH}$ | Clock minimum pulse width high for input DDR        | B, B                                  | 0.075     | 0.088       | ns          |
| $T_{DDRICKMPWL}$ | Clock minimum pulse width low for input DDR         | B, B                                  | 0.159     | 0.187       | ns          |

**Table 222 • Output DDR Propagation Delays (continued)**


| Symbol           | Description  | Measuring Nodes (from, to) | -1    | -Std  | Unit |
|------------------|--|----------------------------|-------|-------|------|
| $T_{DDROWAL}$    | Asynchronous load minimum pulse width for output DDR | C, C                       | 0.304 | 0.357 | ns   |
| $T_{DDROCKMPWH}$ | Clock minimum pulse width high for the output DDR    | E, E                       | 0.075 | 0.088 | ns   |
| $T_{DDROCKMPWL}$ | Clock minimum pulse width low for the output DDR     | E, E                       | 0.159 | 0.187 | ns   |

## 2.3.10 Logic Element Specifications

### 2.3.10.1 4-input LUT (LUT-4)

The IGLOO2 and SmartFusion2 SoC FPGAs offer a fully permutable 4-input LUT. In this section, timing characteristics are presented for a sample of the library. For more details, see [SmartFusion2 and IGLOO2 Macro Library Guide](#).

**Figure 14 • LUT-4**



The following table lists the RAM1K18 – two-port mode for depth × width configuration 512 × 36 in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 236 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36**

| Parameter  | Symbol          | –1     |       | –Std   |       | Unit |
|--|-----------------|--------|-------|--------|-------|------|
|  |                 | Min    | Max   | Min    | Max   |      |
| Clock period   | $T_{CY}$        | 2.5    |       | 2.941  |       | ns   |
| Clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.125  |       | 1.323  |       | ns   |
| Clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.125  |       | 1.323  |       | ns   |
| Pipelined clock period   | $T_{PLCY}$      | 2.5    |       | 2.941  |       | ns   |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125  |       | 1.323  |       | ns   |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125  |       | 1.323  |       | ns   |
| Read access time with pipeline register                                | $T_{CLK2Q}$     |        | 0.334 |        | 0.393 | ns   |
| Read access time without pipeline register                             |                 |        | 2.25  |        | 2.647 | ns   |
| Address setup time   | $T_{ADDRSU}$    | 0.313  |       | 0.368  |       | ns   |
| Address hold time  | $T_{ADDRHD}$    | 0.274  |       | 0.322  |       | ns   |
| Data setup time  | $T_{DSU}$       | 0.337  |       | 0.396  |       | ns   |
| Data hold time   | $T_{DHD}$       | 0.111  |       | 0.13   |       | ns   |
| Block select setup time  | $T_{BLKSU}$     | 0.207  |       | 0.244  |       | ns   |
| Block select hold time   | $T_{BLKHD}$     | 0.201  |       | 0.237  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |        | 2.25  |        | 2.647 | ns   |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time   | $T_{RDESU}$     | 0.449  |       | 0.528  |       | ns   |
| Read enable hold time  | $T_{RDEHD}$     | 0.167  |       | 0.197  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |        | 1.506 |        | 1.772 | ns   |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time  | $T_{WESU}$      | 0.39   |       | 0.458  |       | ns   |
| Write enable hold time   | $T_{WEHD}$      | 0.242  |       | 0.285  |       | ns   |
| Maximum frequency  | $F_{MAX}$       |        | 400   |        | 340   | MHz  |



**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024 x 1 Mode (continued)**

| Parameter   | Symbol         | -1    |      | -Std  |      | Unit |
|---|----------------|-------|------|-------|------|------|
|   |                | Min   | Max  | Min   | Max  |      |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507 |      | 0.597 |      | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236 |      | 0.278 |      | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |       | 0.83 |       | 0.98 | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$   | 0.271 |      | 0.319 |      | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$   | 0.061 |      | 0.071 |      | ns   |
| Write clock period  | $T_{CCY}$      | 4     |      | 4     |      | ns   |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Write block setup time  | $T_{BLKCSU}$   | 0.404 |      | 0.476 |      | ns   |
| Write block hold time   | $T_{BLKCHD}$   | 0.007 |      | 0.008 |      | ns   |
| Write input data setup time   | $T_{DINCSU}$   | 0.003 |      | 0.004 |      | ns   |
| Write input data hold time  | $T_{DINCHD}$   | 0.137 |      | 0.161 |      | ns   |
| Write address setup time  | $T_{ADDRCSU}$  | 0.088 |      | 0.104 |      | ns   |
| Write address hold time   | $T_{ADDRCHD}$  | 0.247 |      | 0.29  |      | ns   |
| Write enable setup time   | $T_{WECSU}$    | 0.397 |      | 0.467 |      | ns   |
| Write enable hold time  | $T_{WECHD}$    | -0.03 |      | -0.03 |      | ns   |
| Maximum frequency   | $F_{MAX}$      |       | 250  |       | 250  | MHz  |

### 2.3.13 Programming Times

The following tables list the programming times in typical conditions when  $T_J = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.2\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 244 • JTAG Programming (Fabric Only)**

| M2S/M2GL |                  |         |        |      |
|----------|------------------|---------|--------|------|
| Device   | Image size Bytes | Program | Verify | Unit |
| 005      | 302672           | 22      | 10     | Sec  |
| 010      | 568784           | 28      | 18     | Sec  |
| 025      | 1223504          | 51      | 26     | Sec  |
| 050      | 2424832          | 66      | 54     | Sec  |
| 060      | 2418896          | 77      | 54     | Sec  |
| 090      | 3645968          | 113     | 126    | Sec  |
| 150      | 6139184          | 155     | 193    | Sec  |

1. The minimum output clock frequency is limited by the PLL. For more information, see [UG0449: SmartFusion2 and IGLOO2 Clocking Resources User Guide](#).
2. The PLL is used in conjunction with the Clock Conditioning Circuitry. Performance is limited by the CCC output frequency.


The following table lists the CCC/PLL jitter specifications in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 283 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications**

| CCC Output Maximum Peak-to-Peak Period Jitter $F_{OUT\_CCC}$ |  |  |              |  |               |    |
|--|--|--|--------------|--|---------------|----|
| Parameter  | Conditions/Package Combinations                    |  |              |  | Unit          |    |
| <b>10 FG484, 050 FG896/FG484/FCS325 Packages<sup>1</sup></b> | SSO = 0  | $0 < SSO \leq 2$                                   | $SSO \leq 4$ | $SSO \leq 8$                                       | $SSO \leq 16$ |    |
| 20 MHz to 100 MHz  | $\text{Max}(110, \pm 1\% \times (1/F_{OUT\_CCC}))$ | $\text{Max}(150, \pm 1\% \times (1/F_{OUT\_CCC}))$ |              |  |               | ps |
| 100 MHz to 400 MHz   | $\text{Max}(120, \pm 1\% \times (1/F_{OUT\_CCC}))$ | $\text{Max}(150, \pm 1\% \times (1/F_{OUT\_CCC}))$ |              | $\text{Max}(170, \pm 1\% \times (1/F_{OUT\_CCC}))$ |               | ps |
| <b>025 FG484/FCS325 Package<sup>1</sup></b>                  | $0 < SSO \leq 16$                                  |  |              |  |               |    |
| 20 MHz to 74 MHz   | $\pm 1\% \times (1/F_{OUT\_CCC})$                  |  |              |  |               | ps |
| 74 MHz to 400 MHz  | 210  |  |              |  |               | ps |
| <b>005 FG484 Package<sup>1</sup></b>                         | $0 < SSO \leq 16$                                  |  |              |  |               |    |
| 20 MHz to 53 MHz   | $\pm 1\% \times (1/F_{OUT\_CCC})$                  |  |              |  |               | ps |
| 53 MHz to 400 MHz  | 270  |  |              |  |               | ps |
| <b>090 FG676 and FC325 Package<sup>1</sup></b>               | $0 < SSO \leq 16$                                  |  |              |  |               |    |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$                  |  |              |  |               | ps |
| 100 MHz to 400 MHz   | 150  |  |              |  |               | ps |
| <b>060 FG676 Package<sup>1</sup></b>                         | $0 < SSO \leq 16$                                  |  |              |  |               |    |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$                  |  |              |  |               | ps |
| 100 MHz to 400 MHz   | 150  |  |              |  |               | ps |
| <b>150 FC1152 Package<sup>1</sup></b>                        | $0 < SSO \leq 16$                                  |  |              |  |               |    |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$                  |  |              |  |               | ps |
| 100 MHz to 400 MHz   | 120  |  |              |  |               | ps |

1. SSO data is based on LVCMOS 2.5 V MSIO and/or MSIOD bank I/Os.

**Figure 17 • Power-up to Functional Timing Diagram for SmartFusion2**



The following table lists the IGLOO2 power-up to functional times in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 289 • Power-up to Functional Times for IGLOO2**

| Symbol        | From             | To                      | Description                                       | Maximum Power-up to Functional Time for IGLOO2 (uS) |      |      |      |      |      |      |
|---------------|------------------|-------------------------|---|---|------|------|------|------|------|------|
|               |                  |                         |   | 005   | 010  | 025  | 050  | 060  | 090  | 150  |
| $T_{POR2OUT}$ | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                  | 114   | 114  | 114  | 113  | 114  | 114  | 114  |
| $T_{VDD2OUT}$ | $V_{DD}$         | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 2587  | 2600 | 2607 | 2558 | 2591 | 2600 | 2699 |
| $T_{VDD2POR}$ | $V_{DD}$         | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 2474  | 2486 | 2493 | 2445 | 2477 | 2486 | 2585 |
| $T_{VDD2WPU}$ | DEVRST_N         | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 2500  | 2487 | 2509 | 2475 | 2507 | 2519 | 2617 |
|               | DEVRST_N         | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 2504  | 2491 | 2510 | 2478 | 2517 | 2525 | 2620 |
|               | DEVRST_N         | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 2479  | 2468 | 2493 | 2458 | 2486 | 2499 | 2595 |

**Note:** For more information about power-up times, see [UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide](#).

The following table lists the IGLOO2 DEVRST\_N to functional times in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 292 • DEVRST\_N to Functional Times for IGLOO2**

| Symbol           | From             | To                      | Description                                       | Maximum Power-up to Functional Time for IGLOO2 (uS) |     |     |     |     |     |     |
|------------------|------------------|-------------------------|---|---|-----|-----|-----|-----|-----|-----|
|                  |                  |                         |   | 005   | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{POR2OUT}$    | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                  | 114   | 116 | 113 | 113 | 115 | 115 | 114 |
| $T_{DEVRST2OUT}$ | DEVRST_N         | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 314   | 353 | 314 | 307 | 343 | 341 | 341 |
| $T_{DEVRST2POR}$ | DEVRST_N         | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 200   | 238 | 201 | 195 | 230 | 229 | 227 |
| $T_{DEVRST2WPU}$ | DEVRST_N         | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |
|                  | DEVRST_N         | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |
|                  | DEVRST_N         | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |

### 2.3.31.2 SmartFusion2 Inter-Integrated Circuit (I<sup>2</sup>C) Characteristics

This section describes the DC and switching of the I<sup>2</sup>C interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see [Figure 21](#), page 125.

The following table lists the I<sup>2</sup>C characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 303 • I<sup>2</sup>C Characteristics**

| Parameter   | Symbol                | Min                   | Typ    | Max    | Unit          | Conditions   |
|---|-----------------------|-----------------------|--------|--------|---------------|--|
| Input low voltage   | $V_{IL}$              | -0.3                  |        | 0.8    | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Input high voltage  | $V_{IH}$              | 2                     |        | 3.45   | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$                       | $V_{HYS}$             | $0.05 \times V_{DDI}$ |        |        | V             | See <a href="#">Table 28</a> , page 23 for more information.   |
| Input current high  | $I_{IL}$              |                       |        | 10     | $\mu\text{A}$ | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information.   |
| Input current low   | $I_{IH}$              |                       |        | 10     | $\mu\text{A}$ | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information.   |
| Input rise time   | $T_{ir}$              |                       |        | 1000   | ns            | Standard mode  |
|   |                       |                       |        | 300    | ns            | Fast mode  |
| Input fall time   | $T_{if}$              |                       |        | 300    | ns            | Standard mode  |
|   |                       |                       |        | 300    | ns            | Fast mode  |
| Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$ | $V_{OL}$              |                       |        | 0.4    | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Pin capacitance   | $C_{in}$              |                       |        | 10     | pF            | $V_{IN} = 0$ , $f = 1.0\text{ MHz}$  |
| Output fall time from $V_{IHMin}$ to $V_{ILMax}^1$                                      | $t_{OF}^1$            |                       | 21.04  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , CLOAD = 400 pF  |
|   |                       |                       | 5.556  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , CLOAD = 100 pF  |
| Output rise time from $V_{ILMax}$ to $V_{IHMin}^1$                                      | $t_{OR}^1$            |                       | 19.887 |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , CLOAD = 400 pF  |
|   |                       |                       | 5.218  |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , CLOAD = 100 pF  |
| Output buffer maximum pull-down resistance <sup>2,3</sup>                               | $R_{pull-up}^{2,3}$   |                       |        | 50     | $\Omega$      |  |
| Output buffer maximum pull-up resistance <sup>2,4</sup>                                 | $R_{pull-down}^{2,4}$ |                       |        | 131.25 | $\Omega$      |  |