

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 256KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB  |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 10K Logic Modules  |
| Operating Temperature   | 0°C ~ 85°C (TJ)   |
| Package / Case          | 400-LFBGA   |
| Supplier Device Package | 400-VFBGA (17x17)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s010ts-vf400">https://www.e-xfl.com/product-detail/microchip-technology/m2s010ts-vf400</a> |



**Power Matters.™**

**Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

**About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

|           |   |    |
|-----------|---|----|
| Table 161 | LVDS DC Input Voltage Specification   | 55 |
| Table 162 | LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 56 |
| Table 163 | LVDS DC Output Voltage Specification  | 56 |
| Table 164 | LVDS DC Differential Voltage Specification  | 56 |
| Table 165 | LVDS Minimum and Maximum AC Switching Speed   | 56 |
| Table 166 | LVDS AC Impedance Specifications  | 56 |
| Table 167 | LVDS AC Test Parameter Specifications   | 56 |
| Table 168 | LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 57 |
| Table 169 | LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 170 | LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)  | 57 |
| Table 171 | LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 172 | LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                       | 57 |
| Table 173 | B-LVDS Recommended DC Operating Conditions  | 58 |
| Table 174 | B-LVDS DC Input Voltage Specification   | 58 |
| Table 175 | B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)   | 58 |
| Table 176 | B-LVDS DC Differential Voltage Specification  | 58 |
| Table 177 | B-LVDS Minimum and Maximum AC Switching Speed   | 58 |
| Table 178 | B-LVDS AC Impedance Specifications  | 58 |
| Table 179 | B-LVDS AC Test Parameter Specifications   | 58 |
| Table 180 | B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                        | 59 |
| Table 181 | B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)                       | 59 |
| Table 182 | B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 59 |
| Table 183 | M-LVDS Recommended DC Operating Conditions  | 59 |
| Table 184 | M-LVDS DC Input Voltage Specification   | 59 |
| Table 185 | M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                      | 60 |
| Table 186 | M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)                     | 60 |
| Table 187 | M-LVDS Differential Voltage Specification   | 60 |
| Table 188 | M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank   | 60 |
| Table 189 | M-LVDS AC Impedance Specifications  | 60 |
| Table 190 | M-LVDS AC Test Parameter Specifications   | 60 |
| Table 191 | Mini-LVDS Recommended DC Operating Conditions   | 61 |
| Table 192 | Mini-LVDS DC Input Voltage Specification  | 61 |
| Table 193 | Mini-LVDS DC Output Voltage Specification   | 61 |
| Table 194 | Mini-LVDS DC Differential Voltage Specification   | 61 |
| Table 195 | Mini-LVDS Minimum and Maximum AC Switching Speed  | 61 |
| Table 196 | M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                     | 61 |
| Table 197 | M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 61 |
| Table 198 | Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                   | 62 |
| Table 199 | Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)    | 62 |
| Table 200 | Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 62 |
| Table 201 | Mini-LVDS AC Impedance Specifications   | 62 |
| Table 202 | Mini-LVDS AC Test Parameter Specifications  | 62 |
| Table 203 | RSDS Recommended DC Operating Conditions  | 63 |
| Table 204 | RSDS DC Input Voltage Specification   | 63 |
| Table 205 | RSDS DC Output Voltage Specification  | 63 |
| Table 206 | RSDS Differential Voltage Specification   | 63 |
| Table 207 | RSDS Minimum and Maximum AC Switching Speed   | 63 |
| Table 208 | RSDS AC Impedance Specifications  | 63 |
| Table 209 | RSDS AC Test Parameter Specifications   | 63 |
| Table 210 | RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                        | 64 |
| Table 211 | RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                       | 64 |
| Table 212 | RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)       | 64 |
| Table 213 | RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)      | 64 |

**Table 4 • Recommended Operating Conditions (continued)**

| Parameter  | Symbol      | Min                  | Typ                 | Max                  | Unit | Conditions                 |
|--|-------------|----------------------|---------------------|----------------------|------|----------------------------|
| 3.3 V DC supply voltage  | $V_{DDIX}$  | 3.15                 | 3.3                 | 3.45                 | V    |                            |
| LVDS differential I/O  | $V_{DDIX}$  | 2.375                | 2.5                 | 3.45                 | V    |                            |
| B-LVDS, M-LVDS, Mini-LVDS, RSDS differential I/O   | $V_{DDIX}$  | 2.375                | 2.5                 | 2.625                | V    |                            |
| LVPECL differential I/O  | $V_{DDIX}$  | 3.15                 | 3.3                 | 3.45                 | V    |                            |
| Reference voltage supply for FDDR (Bank0) and MDDR (Bank5)                                       | $V_{REFX}$  | 0.49 ×<br>$V_{DDIX}$ | 0.5 ×<br>$V_{DDIX}$ | 0.51 ×<br>$V_{DDIX}$ | V    |                            |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to $V_{PP}$ . | $V_{PPNVM}$ | 2.375<br>3.15        | 2.5<br>3.3          | 2.625<br>3.45        | V    | 2.5 V range<br>3.3 V range |

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** Power supply ramps must all be strictly monotonic, without plateaus.

**Table 5 • FPGA Operating Limits**

| Product Grade           | Element | Programming Temperature                  | Operating Temperature                    | Programming Cycles | Digest Temperature                       | Digest Cycles | Retention (Biased/Unbiased) |
|-------------------------|---------|--|--|--------------------|--|---------------|-----------------------------|
| Commercial              | FPGA    | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | 500                | Min $T_J = 0$ °C<br>Max $T_J = 85$ °C    | 2000          | 20 years                    |
| Industrial <sup>1</sup> | FPGA    | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | 500                | Min $T_J = -40$ °C<br>Max $T_J = 100$ °C | 2000          | 20 years                    |

1. Programming at Industrial temperature range is available only with  $V_{PP} = 3.3$  V.

**Note:** The retention specification is defined as the total number of programming and digest cycles. For example, 20 years of retention after 500 programming cycles.

**Note:** The digest cycle specification is 2000 digest cycles for every program cycle with a maximum of 500 programming cycles.

**Note:** If your product qualification requires accelerated programming cycles, see [Microsemi SoC Products Quality and Reliability Report](#) about recommended methodologies.

**Table 9 • Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices (continued)**

| Device     | Still Air     | 1.0 m/s | 2.5 m/s | $\theta_{JB}$ | $\theta_{JC}$ | Unit |
|------------|---------------|---------|---------|---------------|---------------|------|
|            | $\theta_{JA}$ |         |         |               |               |      |
| <b>150</b> |               |         |         |               |               |      |
| FC1152     | 9.08          | 6.81    | 5.87    | 2.56          | 0.38          | °C/W |
| FCS536     | 15.01         | 12.06   | 10.76   | 3.69          | 1.55          | °C/W |
| FCV484     | 16.21         | 13.11   | 11.84   | 6.73          | 0.10          | °C/W |

### 2.3.1.2.1 Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in the actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package with another.

The maximum power dissipation allowed is calculated using EQ4.

$$\text{Maximum power allowed} = \frac{T_{J(\text{MAX})} - T_{A(\text{MAX})}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100 °C. EQ5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050T-FG896 package at commercial temperature and in still air, where:

$$\theta_{JA} = 14.7 \text{ °C/W (taken from Table 9, page 10).}$$

$$T_A = 85 \text{ °C}$$

$$\text{Maximum power allowed} = \frac{100 \text{ °C} - 85 \text{ °C}}{14.7 \text{ °C/W}} = 1.088 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink may be attached to the top of the case, or the airflow inside the system must be increased.

### 2.3.1.2.2 Theta-JB

Junction-to-board thermal resistance ( $\theta_{JB}$ ) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from the junction to the board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

### 2.3.1.2.3 Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable to packages used with external heat sinks. Constant temperature is applied to the surface, which acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

### 2.3.1.3 ESD Performance

See *RT0001: Microsemi Corporation - SoC Products Reliability Report* for information about ESD.

**Table 22 • Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions**

| I/O        | MSIO | MSIOD | DDRIO | Unit |
|------------|------|-------|-------|------|
| LPDDR      |      |       | 200   | MHz  |
| HSTL1.5 V  |      |       | 200   | MHz  |
| SSTL 2.5 V | 255  | 350   | 200   | MHz  |
| SSTL 1.8 V |      |       | 334   | MHz  |
| SSTL 1.5 V |      |       | 334   | MHz  |

**Table 23 • Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions**

| I/O                 | MSIO  | MSIOD | Unit |
|---------------------|-------|-------|------|
| LVPECL (input only) | 450   |       | MHz  |
| LVDS 3.3 V          | 267.5 |       | MHz  |
| LVDS 2.5 V          | 267.5 | 350   | MHz  |
| RSDS                | 260   | 350   | MHz  |
| BLVDS               | 250   |       | MHz  |
| MLVDS               | 250   |       | MHz  |
| Mini-LVDS           | 260   | 350   | MHz  |

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIO I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 26 • I/O Weak Pull-Up/Pull-Down Resistances for MSIO I/O Bank**

| $V_{DDI}$ Domain      | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|-----------------------|--|-------|--|-------|
|                       | Min                                      | Max   | Min  | Max   |
| 3.3 V                 | 9.9K                                     | 17.1K | 9.98K                                      | 17.5K |
| 2.5 V <sup>1, 2</sup> | 10K                                      | 17.6K | 10.1K                                      | 18.4K |
| 1.8 V <sup>1, 2</sup> | 10.4K                                    | 19.1K | 10.4K                                      | 20.4K |
| 1.5 V <sup>1, 2</sup> | 10.7K                                    | 20.4K | 10.8K                                      | 22.2K |
| 1.2 V <sup>1, 2</sup> | 11.3K                                    | 23.2K | 11.5K                                      | 26.7K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OLspec})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDI\max} - V_{OHspec})/I(\text{WEAK PULL-UP MIN})$ .

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of MSIOD I/O bank at  $V_{OH}/V_{OL}$  Level.

**Table 27 • I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank**

| $V_{DDI}$ Domain      | R(WEAK PULL-UP) at $V_{OH}$ ( $\Omega$ ) |       | R(WEAK PULL-DOWN) at $V_{OL}$ ( $\Omega$ ) |       |
|-----------------------|--|-------|--|-------|
|                       | Min                                      | Max   | Min  | Max   |
| 2.5 V <sup>1, 2</sup> | 9.6K                                     | 16.6K | 9.5K                                       | 16.4K |
| 1.8 V <sup>1, 2</sup> | 9.7K                                     | 17.3K | 9.7K                                       | 17.1K |
| 1.5 V <sup>1, 2</sup> | 9.9K                                     | 18K   | 9.8K                                       | 17.6K |
| 1.2 V <sup>1, 2</sup> | 10.3K                                    | 19.6K | 10K  | 19.1K |

1.  $R(\text{WEAK PULL-DOWN}) = (V_{OLspec})/I(\text{WEAK PULL-DOWN MAX})$ .
2.  $R(\text{WEAK PULL-UP}) = (V_{DDI\max} - V_{OHspec})/I(\text{WEAK PULL-UP MIN})$ .

The following table lists the hysteresis voltage value for schmitt trigger mode input buffers.

**Table 28 • Schmitt Trigger Input Hysteresis**

| Input Buffer Configuration        | Hysteresis Value (Typical, unless otherwise noted) |
|-----------------------------------|--|
| 3.3 V LVTTTL/LVCMOS/<br>PCI/PCI-X | $0.05 \times V_{DDI}$ (worst-case)                 |
| 2.5 V LVCMOS                      | $0.05 \times V_{DDI}$ (worst-case)                 |
| 1.8 V LVCMOS                      | $0.1 \times V_{DDI}$ (worst-case)                  |
| 1.5 V LVCMOS                      | 60 mV  |
| 1.2 V LVCMOS                      | 20 mV  |

**Table 43 • LVCMOS 2.5 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit           |
|--|------------|-----|----------------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 1.2 | V              |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega\sigma$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF             |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF             |

**Table 44 • LVCMOS 2.5 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |   | VOH (V)         | VOL (V) | IOH (at VOH) mA | IOL (at VOL) mA |
|------------------------|----------------|---|-----------------|---------|-----------------|-----------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank<br>(With Software Default<br>Fixed Code) | Min             | Max     |                 |                 |
| 2 mA                   | 2 mA           | 2 mA  | $V_{DDI} - 0.4$ | 0.4     | 2               | 2               |
| 4 mA                   | 4 mA           | 4 mA  | $V_{DDI} - 0.4$ | 0.4     | 4               | 4               |
| 6 mA                   | 6 mA           | 6 mA  | $V_{DDI} - 0.4$ | 0.4     | 6               | 6               |
| 8 mA                   | 8 mA           | 8 mA  | $V_{DDI} - 0.4$ | 0.4     | 8               | 8               |
| 12 mA                  | 12 mA          | 12 mA   | $V_{DDI} - 0.4$ | 0.4     | 12              | 12              |
| 16 mA                  |                | 16 mA   | $V_{DDI} - 0.4$ | 0.4     | 16              | 16              |

**Note:** For board design considerations, output slew rates extraction, detailed output buffer resistances, and I/V Curve, use the corresponding IBIS models located at:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 45 • LVCMOS 2.5 V Receiver Characteristics (Input Buffers)**

|                                   | On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------------|--------------------------|----------|-------|-----------|-------|------|
|                                   |                          | -1       | -Std  | -1        | -Std  |      |
| LVCMOS 2.5 V (for DDRIO I/O bank) | None                     | 1.823    | 2.145 | 1.932     | 2.274 | ns   |
| LVCMOS 2.5 V (for MSIO I/O bank)  | None                     | 2.486    | 2.925 | 2.495     | 2.935 | ns   |
| LVCMOS 2.5 V (for MSIOD I/O bank) | None                     | 2.29     | 2.694 | 2.305     | 2.712 | ns   |

**Table 46 • LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.657    | 4.302 | 3.393    | 3.991 | 3.675    | 4.323 | 3.894      | 4.582 | 3.552      | 4.18  | ns   |
|                        | Medium       | 3.374    | 3.97  | 3.139    | 3.693 | 3.396    | 3.995 | 3.635      | 4.277 | 3.253      | 3.828 | ns   |
|                        | Medium fast  | 3.239    | 3.811 | 3.036    | 3.572 | 3.261    | 3.836 | 3.519      | 4.141 | 3.128      | 3.681 | ns   |
|                        | Fast         | 3.224    | 3.793 | 3.029    | 3.563 | 3.246    | 3.818 | 3.512      | 4.132 | 3.119      | 3.67  | ns   |



**Table 112 • SSTL2 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

|                     | On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     |                          | -1       | -Std  |      |
| Pseudo differential | None                     | 2.798    | 3.293 | ns   |
| True differential   | None                     | 2.733    | 3.215 | ns   |

**Table 113 • DDR1/SSTL2 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

|                     | On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     |                          | -1       | -Std  |      |
| Pseudo differential | None                     | 2.476    | 2.913 | ns   |
| True differential   | None                     | 2.475    | 2.911 | ns   |

**Table 114 • SSTL2 Class I Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.26     | 2.66  | 1.99     | 2.341 | 1.985    | 2.335 | 2.135    | 2.512 | 2.13     | 2.505 | ns   |
| Differential | 2.26     | 2.658 | 2.202    | 2.591 | 2.201    | 2.589 | 2.393    | 2.815 | 2.392    | 2.814 | ns   |

**Table 115 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.055    | 2.417 | 2.037    | 2.396 | 2.03     | 2.388 | 2.068    | 2.433 | 2.061    | 2.425 | ns   |
| Differential | 2.192    | 2.58  | 2.434    | 2.864 | 2.425    | 2.852 | 2.164    | 2.545 | 2.156    | 2.536 | ns   |

**Table 116 • DDR1/SSTL2 Class I Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 1.512    | 1.779 | 1.462    | 1.72  | 1.462    | 1.72  | 1.676    | 1.972 | 1.676    | 1.971 | ns   |
| Differential | 1.676    | 1.971 | 1.774    | 2.087 | 1.766    | 2.077 | 1.854    | 2.181 | 1.845    | 2.171 | ns   |

**Table 117 • DDR1/SSTL2 Class II Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|--------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| Single-ended | 2.122    | 2.497 | 1.906    | 2.243 | 1.902    | 2.237 | 2.061    | 2.424 | 2.056    | 2.418 | ns   |
| Differential | 2.127    | 2.501 | 2.042    | 2.402 | 2.043    | 2.403 | 2.363    | 2.78  | 2.365    | 2.781 | ns   |

**Table 131 • SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                                       | Symbol               | Min                  | Max                  | Unit |
|---|----------------------|----------------------|----------------------|------|
| <b>DDR3/SSTL15 Class I (DDR3 Reduced Drive)</b> |                      |                      |                      |      |
| DC output logic high                            | $V_{OH}$             | $0.8 \times V_{DDI}$ |                      | V    |
| DC output logic low                             | $V_{OL}$             |                      | $0.2 \times V_{DDI}$ | V    |
| Output minimum source DC current                | $I_{OH}$ at $V_{OH}$ | 6.5                  |                      | mA   |
| Output minimum sink current                     | $I_{OL}$ at $V_{OL}$ | -6.5                 |                      | mA   |
| <b>DDR3/SSTL15 Class II (DDR3 Full Drive)</b>   |                      |                      |                      |      |
| DC output logic high                            | $V_{OH}$             | $0.8 \times V_{DDI}$ |                      | V    |
| DC output logic low                             | $V_{OL}$             |                      | $0.2 \times V_{DDI}$ | V    |
| Output minimum source DC current                | $I_{OH}$ at $V_{OH}$ | 7.6                  |                      | mA   |
| Output minimum sink current                     | $I_{OL}$ at $V_{OL}$ | -7.6                 |                      | mA   |

**Table 132 • SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                     | Symbol   | Min | Unit |
|-------------------------------|----------|-----|------|
| DC input differential voltage | $V_{ID}$ | 0.2 | V    |

**Note:** To meet JEDEC electrical compliance, use DDR3 full drive transmitter.

**Table 133 • SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.3                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.150$ | $0.5 \times V_{DDI} + 0.150$ | V    |

**Table 134 • SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specifications |

**Table 135 • SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ                 | Unit     | Conditions                        |
|--|-----------|---------------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 34, 40              | $\Omega$ | Reference resistor = 240 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 20, 30, 40, 60, 120 | $\Omega$ | Reference resistor = 240 $\Omega$ |

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol     | Min                  | Max                  | Unit |
|-------------------------------------|------------|----------------------|----------------------|------|
| AC input differential voltage       | $V_{DIFF}$ | $0.6 \times V_{DDI}$ |                      | V    |
| AC differential cross point voltage | $V_x$      | $0.4 \times V_{DDI}$ | $0.6 \times V_{DDI}$ | V    |

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ         | Unit     | Conditions                        |
|--|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 50, 70, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter  | Symbol         | Typ | Unit     |
|--|----------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$     | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5   | pF       |
| Reference resistance for data test path for LPDDR ( $T_{DP}$ )                   | $R_{TT\_TEST}$ | 50  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 5   | $\Omega$ |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .

**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

|                     | On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     |                          | -1       | -Std  |      |
| Pseudo differential | None                     | 1.568    | 1.845 | ns   |
| True differential   | None                     | 1.588    | 1.869 | ns   |

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.383    | 2.804 | 2.23       | 2.623 | 2.229      | 2.622 | 2.202      | 2.591 | 2.201      | 2.59  | ns   |
| Differential | 2.396    | 2.819 | 2.764      | 3.252 | 2.764      | 3.252 | 2.255      | 2.653 | 2.255      | 2.653 | ns   |

**Table 156 • LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit     |
|--|------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 157 • LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank**

| Output Drive Selection | $V_{OH}$ (V)<br>Min | $V_{OL}$ (V)<br>Max | $I_{OH}$ (at $V_{OH}$ ) mA | $I_{OL}$ (at $V_{OL}$ ) mA |
|------------------------|---------------------|---------------------|----------------------------|----------------------------|
| 2 mA                   | $V_{DDI} - 0.45$    | 0.45                | 2                          | 2                          |
| 4 mA                   | $V_{DDI} - 0.45$    | 0.45                | 4                          | 4                          |
| 6 mA                   | $V_{DDI} - 0.45$    | 0.45                | 6                          | 6                          |
| 8 mA                   | $V_{DDI} - 0.45$    | 0.45                | 8                          | 8                          |
| 10 mA                  | $V_{DDI} - 0.45$    | 0.45                | 10                         | 10                         |
| 12 mA                  | $V_{DDI} - 0.45$    | 0.45                | 12                         | 12                         |
| 16 mA <sup>1</sup>     | $V_{DDI} - 0.45$    | 0.45                | 16                         | 16                         |

1. 16 mA Drive Strengths, All Slews, meet LPDDR JEDEC electrical compliance.

**Table 158 • LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers)**

| ODT (On Die Termination) | -1    | -Std  | -1    | -Std | Unit |
|--------------------------|-------|-------|-------|------|------|
| None                     | 1.968 | 2.315 | 2.099 | 2.47 | ns   |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ <sup>1</sup> |       | $T_{LZ}$ <sup>1</sup> |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|-----------------------|-------|-----------------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1                    | -Std  | -1                    | -Std  |      |
| 2 mA                   | slow         | 4.234    | 4.981 | 3.646    | 4.29  | 4.245    | 4.995 | 4.908                 | 5.774 | 4.434                 | 5.216 | ns   |
|                        | medium       | 3.824    | 4.498 | 3.282    | 3.861 | 3.834    | 4.511 | 4.625                 | 5.441 | 4.116                 | 4.843 | ns   |
|                        | medium_fast  | 3.627    | 4.267 | 3.111    | 3.66  | 3.637    | 4.279 | 4.481                 | 5.272 | 3.984                 | 4.687 | ns   |
|                        | fast         | 3.605    | 4.241 | 3.097    | 3.644 | 3.615    | 4.253 | 4.472                 | 5.262 | 3.973                 | 4.674 | ns   |
| 4 mA                   | slow         | 3.923    | 4.615 | 3.314    | 3.9   | 3.918    | 4.61  | 5.403                 | 6.356 | 4.894                 | 5.757 | ns   |
|                        | medium       | 3.518    | 4.138 | 2.961    | 3.484 | 3.515    | 4.135 | 5.121                 | 6.025 | 4.561                 | 5.366 | ns   |
|                        | medium_fast  | 3.321    | 3.907 | 2.783    | 3.275 | 3.317    | 3.903 | 4.966                 | 5.843 | 4.426                 | 5.206 | ns   |
|                        | fast         | 3.301    | 3.883 | 2.77     | 3.259 | 3.296    | 3.878 | 4.957                 | 5.831 | 4.417                 | 5.196 | ns   |
| 6 mA                   | slow         | 3.71     | 4.364 | 3.104    | 3.652 | 3.702    | 4.355 | 5.62                  | 6.612 | 5.08                  | 5.977 | ns   |
|                        | medium       | 3.333    | 3.921 | 2.779    | 3.27  | 3.325    | 3.913 | 5.346                 | 6.289 | 4.777                 | 5.62  | ns   |
|                        | medium_fast  | 3.155    | 3.712 | 2.62     | 3.083 | 3.146    | 3.702 | 5.21                  | 6.13  | 4.657                 | 5.479 | ns   |
|                        | fast         | 3.134    | 3.688 | 2.608    | 3.068 | 3.125    | 3.677 | 5.202                 | 6.12  | 4.648                 | 5.468 | ns   |
| 8 mA                   | slow         | 3.619    | 4.258 | 3.007    | 3.538 | 3.607    | 4.244 | 5.815                 | 6.841 | 5.249                 | 6.175 | ns   |

### 2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 173 • B-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 174 • B-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.

**Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 176 • B-LVDS DC Differential Voltage Specification**

| Parameter  | Symbol    | Min  | Max       | Unit |
|--|-----------|------|-----------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 65   | 460       | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 1.1  | 1.5       | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.05 | 2.4       | V    |
| Input differential voltage                                 | $V_{ID}$  | 0.1  | $V_{DDI}$ | V    |

**Table 177 • B-LVDS Minimum and Maximum AC Switching Speed**

| Parameter                             | Symbol    | Max | Unit | Conditions  |
|---------------------------------------|-----------|-----|------|---|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |


**Table 178 • B-LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 27  | $\Omega$ |

**Table 179 • B-LVDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**Figure 13 • Output DDR Timing Diagram**



**2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

| Symbol          | Description                                    | Measuring Nodes (from, to) | -1    | -Std  | Unit |
|-----------------|--|----------------------------|-------|-------|------|
| $T_{DDROCLKQ}$  | Clock-to-out of DDR for output DDR             | E, G                       | 0.263 | 0.309 | ns   |
| $T_{DDROSUDF}$  | Data_F data setup for output DDR               | F, E                       | 0.143 | 0.168 | ns   |
| $T_{DDROSUDR}$  | Data_R data setup for output DDR               | A, E                       | 0.19  | 0.223 | ns   |
| $T_{DDROHDF}$   | Data_F data hold for output DDR                | F, E                       | 0     | 0     | ns   |
| $T_{DDROHDR}$   | Data_R data hold for output DDR                | A, E                       | 0     | 0     | ns   |
| $T_{DDROSUE}$   | Enable setup for input DDR                     | B, E                       | 0.419 | 0.493 | ns   |
| $T_{DDROHE}$    | Enable hold for input DDR                      | B, E                       | 0     | 0     | ns   |
| $T_{DDROSUSLn}$ | Synchronous load setup for input DDR           | D, E                       | 0.196 | 0.231 | ns   |
| $T_{DDROHSLn}$  | Synchronous load hold for input DDR            | D, E                       | 0     | 0     | ns   |
| $T_{DDROAL2Q}$  | Asynchronous load-to-out for output DDR        | C, G                       | 0.528 | 0.621 | ns   |
| $T_{DDROREMA}$  | Asynchronous load removal time for output DDR  | C, E                       | 0     | 0     | ns   |
| $T_{DDRORECAL}$ | Asynchronous load recovery time for output DDR | C, E                       | 0.034 | 0.04  | ns   |

### 2.3.10.2 Timing Characteristics

The following table lists the combinatorial cell propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 223 • Combinatorial Cell Propagation Delays**

| Combinatorial Cell | Equation                        | Symbol   | -1    | -Std  | Unit |
|--------------------|---------------------------------|----------|-------|-------|------|
| INV                | $Y = !A$                        | $T_{PD}$ | 0.1   | 0.118 | ns   |
| AND2               | $Y = A \cdot B$                 | $T_{PD}$ | 0.164 | 0.193 | ns   |
| NAND2              | $Y = !(A \cdot B)$              | $T_{PD}$ | 0.147 | 0.173 | ns   |
| OR2                | $Y = A + B$                     | $T_{PD}$ | 0.164 | 0.193 | ns   |
| NOR2               | $Y = !(A + B)$                  | $T_{PD}$ | 0.147 | 0.173 | ns   |
| XOR2               | $Y = A \oplus B$                | $T_{PD}$ | 0.164 | 0.193 | ns   |
| XOR3               | $Y = A \oplus B \oplus C$       | $T_{PD}$ | 0.225 | 0.265 | ns   |
| AND3               | $Y = A \cdot B \cdot C$         | $T_{PD}$ | 0.209 | 0.246 | ns   |
| AND4               | $Y = A \cdot B \cdot C \cdot D$ | $T_{PD}$ | 0.287 | 0.338 | ns   |

### 2.3.10.3 Sequential Module


IGLOO2 and SmartFusion2 SoC FPGAs offer a separate flip-flop which can be used independently from the LUT. The flip-flop can be configured as a register or a latch and has a data input and optional enable, synchronous load (clear or preset), and asynchronous load (clear or preset).

**Figure 15 • Sequential Module**



The following figure shows a configuration with SD = 0 (synchronous clear) and ADn = 1 (asynchronous clear) for a flip-flop (LAT = 0).

**Figure 16 • Sequential Module Timing Diagram**



### 2.3.10.3.1 Timing Characteristics

The following table lists the register delays in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 224 • Register Delays**

| Parameter   | Symbol       | -1    | -Std  | Unit |
|---|--------------|-------|-------|------|
| Clock-to-Q of the core register                             | $T_{CLKQ}$   | 0.108 | 0.127 | ns   |
| Data setup time for the core register                       | $T_{SUD}$    | 0.254 | 0.298 | ns   |
| Data hold time for the core register                        | $T_{HD}$     | 0     | 0     | ns   |
| Enable setup time for the core register                     | $T_{SUE}$    | 0.335 | 0.394 | ns   |
| Enable hold time for the core register                      | $T_{HE}$     | 0     | 0     | ns   |
| Synchronous load setup time for the core register           | $T_{SUSL}$   | 0.335 | 0.394 | ns   |
| Synchronous load hold time for the core register            | $T_{HSL}$    | 0     | 0     | ns   |
| Asynchronous Clear-to-Q of the core register (ADn = 1)      | $T_{ALn2Q}$  | 0.473 | 0.556 | ns   |
| Asynchronous preset-to-Q of the core register (ADn = 0)     |              | 0.451 | 0.531 | ns   |
| Asynchronous load removal time for the core register        | $T_{REMAln}$ | 0     | 0     | ns   |
| Asynchronous load recovery time for the core register       | $T_{RECALn}$ | 0.353 | 0.415 | ns   |
| Asynchronous load minimum pulse width for the core register | $T_{WALn}$   | 0.266 | 0.313 | ns   |
| Clock minimum pulse width high for the core register        | $T_{CKMPWH}$ | 0.065 | 0.077 | ns   |
| Clock minimum pulse width low for the core register         | $T_{CKMPWL}$ | 0.139 | 0.164 | ns   |



**Table 233 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 4K x 4 (continued)**

| Parameter  | Symbol          | -1     |       | -Std   |       | Unit |
|--|-----------------|--------|-------|--------|-------|------|
|  |                 | Min    | Max   | Min    | Max   |      |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125  |       | 1.323  |       | ns   |
| Read access time with pipeline register                                |                 |        | 0.323 |        | 0.38  | ns   |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |        | 2.273 |        | 2.673 | ns   |
| Access time with feed-through write timing                             |                 |        | 1.511 |        | 1.778 | ns   |
| Address setup time   | $T_{ADDRSU}$    | 0.543  |       | 0.638  |       | ns   |
| Address hold time  | $T_{ADDRHD}$    | 0.274  |       | 0.322  |       | ns   |
| Data setup time  | $T_{DSU}$       | 0.334  |       | 0.393  |       | ns   |
| Data hold time   | $T_{DHD}$       | 0.082  |       | 0.096  |       | ns   |
| Block select setup time  | $T_{BLKSU}$     | 0.207  |       | 0.244  |       | ns   |
| Block select hold time   | $T_{BLKHD}$     | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |        | 1.511 |        | 1.778 | ns   |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time   | $T_{RDESU}$     | 0.516  |       | 0.607  |       | ns   |
| Read enable hold time  | $T_{RDEHD}$     | 0.071  |       | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |        | 1.507 |        | 1.773 | ns   |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | -0.279 |       | -0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time  | $T_{WESU}$      | 0.458  |       | 0.539  |       | ns   |
| Write enable hold time   | $T_{WEHD}$      | 0.048  |       | 0.057  |       | ns   |
| Maximum frequency  | $F_{MAX}$       |        | 400   |        | 340   | MHz  |

**Table 238 •  $\mu$ SRAM (RAM64x16) in 64 x 16 Mode (continued)**

| Parameter                            | Symbol         | -1     |     | -Std  |     | Unit |
|--------------------------------------|----------------|--------|-----|-------|-----|------|
|                                      |                | Min    | Max | Min   | Max |      |
| Read synchronous reset hold time     | $T_{SRSTHD}$   | 0.061  |     | 0.071 |     | ns   |
| Write clock period                   | $T_{CCY}$      | 4      |     | 4     |     | ns   |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8    |     | 1.8   |     | ns   |
| Write clock minimum pulse width low  | $T_{CCLKMPWL}$ | 1.8    |     | 1.8   |     | ns   |
| Write block setup time               | $T_{BLKCSU}$   | 0.404  |     | 0.476 |     | ns   |
| Write block hold time                | $T_{BLKCHD}$   | 0.007  |     | 0.008 |     | ns   |
| Write input data setup time          | $T_{DINCSU}$   | 0.115  |     | 0.135 |     | ns   |
| Write input data hold time           | $T_{DINCHD}$   | 0.15   |     | 0.177 |     | ns   |
| Write address setup time             | $T_{ADDRCSU}$  | 0.088  |     | 0.104 |     | ns   |
| Write address hold time              | $T_{ADDRCHD}$  | 0.128  |     | 0.15  |     | ns   |
| Write enable setup time              | $T_{WECSU}$    | 0.397  |     | 0.467 |     | ns   |
| Write enable hold time               | $T_{WECHD}$    | -0.026 |     | -0.03 |     | ns   |
| Maximum frequency                    | $F_{MAX}$      |        | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 128 x 9 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 239 •  $\mu$ SRAM (RAM128x9) in 128 x 9 Mode**

| Parameter   | Symbol          | -1    |        | -Std   |        | Unit  |
|---|-----------------|-------|--------|--------|--------|-------|
|   |                 | Min   | Max    | Min    | Max    |       |
| Read clock period   | $T_{CY}$        | 4     |        | 4      |        | ns    |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8   |        | 1.8    |        | ns    |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8   |        | 1.8    |        | ns    |
| Read pipeline clock period  | $T_{PLCY}$      | 4     |        | 4      |        | ns    |
| Read pipeline clock minimum pulse width high                                | $T_{PLCLKMPWH}$ | 1.8   |        | 1.8    |        | ns    |
| Read pipeline clock minimum pulse width low                                 | $T_{PLCLKMPWL}$ | 1.8   |        | 1.8    |        | ns    |
| Read access time with pipeline register                                     | $T_{CLK2Q}$     |       | 0.266  |        | 0.313  | ns    |
| Read access time without pipeline register                                  |                 |       |        | 1.677  |        | 1.973 |
| Read address setup time in synchronous mode                                 | $T_{ADDRSU}$    | 0.301 |        | 0.354  |        | ns    |
| Read address setup time in asynchronous mode                                |                 |       | 1.856  |        | 2.184  |       |
| Read address hold time in synchronous mode                                  | $T_{ADDRHD}$    | 0.091 |        | 0.107  |        | ns    |
| Read address hold time in asynchronous mode                                 |                 |       | -0.778 |        | -0.915 |       |
| Read enable setup time  | $T_{RDENSU}$    | 0.278 |        | 0.327  |        | ns    |
| Read enable hold time   | $T_{RDENHD}$    | 0.057 |        | 0.067  |        | ns    |
| Read block select setup time  | $T_{BLKSU}$     | 1.839 |        | 2.163  |        | ns    |
| Read block select hold time   | $T_{BLKHD}$     | -0.65 |        | -0.765 |        | ns    |
| Read block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |       | 2.036  |        | 2.396  | ns    |

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) (continued)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update | Programming<br>Recovery | Unit |
|--------------------|---------------------|-------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz      | 12.5 MHz                |      |
| 150                | 161                 | 161         | 161                     | Sec  |

**Table 255 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update   | Programming<br>Recovery | Unit |
|--------------------|---------------------|---------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz        | 12.5 MHz                |      |
| 005                | 47                  | 27            | 28                      | Sec  |
| 010                | 77                  | 35            | 35                      | Sec  |
| 025                | 150                 | 42            | 41                      | Sec  |
| 050                | 33 <sup>1</sup>     | Not Supported | Not Supported           | Sec  |
| 060                | 291                 | 83            | 82                      | Sec  |
| 090                | 427                 | 109           | 108                     | Sec  |
| 150                | 708                 | 157           | 160                     | Sec  |
| 005                | 41                  | 48            | 49                      | Sec  |
| 010                | 86                  | 87            | 87                      | Sec  |
| 025                | 87                  | 85            | 86                      | Sec  |
| 050                | 85                  | Not Supported | Not Supported           | Sec  |
| 060                | 78                  | 86            | 86                      | Sec  |
| 090                | 154                 | 162           | 162                     | Sec  |
| 150                | 161                 | 161           | 161                     | Sec  |
| 005                | 87                  | 67            | 66                      | Sec  |
| 010                | 161                 | 113           | 113                     | Sec  |
| 025                | 229                 | 120           | 121                     | Sec  |
| 050                | 112                 | Not Supported | Not Supported           | Sec  |
| 060                | 368                 | 161           | 158                     | Sec  |
| 090                | 582                 | 261           | 260                     | Sec  |
| 150                | 867                 | 309           | 310                     | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

### 2.3.31.2 SmartFusion2 Inter-Integrated Circuit (I<sup>2</sup>C) Characteristics

This section describes the DC and switching of the I<sup>2</sup>C interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see [Figure 21](#), page 125.

The following table lists the I<sup>2</sup>C characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 303 • I<sup>2</sup>C Characteristics**

| Parameter   | Symbol                | Min                   | Typ    | Max    | Unit          | Conditions   |
|---|-----------------------|-----------------------|--------|--------|---------------|--|
| Input low voltage   | $V_{IL}$              | -0.3                  |        | 0.8    | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Input high voltage  | $V_{IH}$              | 2                     |        | 3.45   | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$                       | $V_{HYS}$             | $0.05 \times V_{DDI}$ |        |        | V             | See <a href="#">Table 28</a> , page 23 for more information.   |
| Input current high  | $I_{IL}$              |                       |        | 10     | $\mu\text{A}$ | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information.   |
| Input current low   | $I_{IH}$              |                       |        | 10     | $\mu\text{A}$ | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information.   |
| Input rise time   | $T_{ir}$              |                       |        | 1000   | ns            | Standard mode  |
|   |                       |                       |        | 300    | ns            | Fast mode  |
| Input fall time   | $T_{if}$              |                       |        | 300    | ns            | Standard mode  |
|   |                       |                       |        | 300    | ns            | Fast mode  |
| Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$ | $V_{OL}$              |                       |        | 0.4    | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank-LVTTL 8 mA low drive. |
| Pin capacitance   | $C_{in}$              |                       |        | 10     | pF            | $V_{IN} = 0$ , $f = 1.0\text{ MHz}$  |
| Output fall time from $V_{IHMin}$ to $V_{ILMax}^1$                                      | $t_{OF}^1$            |                       | 21.04  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , $C_{LOAD} = 400\text{ pF}$  |
|   |                       |                       | 5.556  |        | ns            | $V_{IHmin}$ to $V_{ILMax}$ , $C_{LOAD} = 100\text{ pF}$  |
| Output rise time from $V_{ILMax}$ to $V_{IHMin}^1$                                      | $t_{OR}^1$            |                       | 19.887 |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , $C_{LOAD} = 400\text{ pF}$  |
|   |                       |                       | 5.218  |        | ns            | $V_{ILMax}$ to $V_{IHmin}$ , $C_{LOAD} = 100\text{ pF}$  |
| Output buffer maximum pull-down resistance <sup>2,3</sup>                               | $R_{pull-up}^{2,3}$   |                       |        | 50     | $\Omega$      |  |
| Output buffer maximum pull-up resistance <sup>2,4</sup>                                 | $R_{pull-down}^{2,4}$ |                       |        | 131.25 | $\Omega$      |  |

**Table 310 • SPI Characteristics for All Devices (continued)**

| Symbol   | Description  | Min                         | Typ   | Max | Unit | Conditions   |
|--|--|-----------------------------|-------|-----|------|--|
| sp2  | SPI_[0 1]_CLK minimum pulse width high   |                             |       |     |      |  |
|  | SPI_[0 1]_CLK = PCLK/2   | 6                           |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/4   | 12.05                       |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/8   | 24.1                        |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/16  | 0.05                        |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/32  | 0.095                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/64  | 0.195                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/128   | 0.385                       |       |     | µs   |  |
| sp3  | SPI_[0 1]_CLK minimum pulse width low  |                             |       |     |      |  |
|  | SPI_[0 1]_CLK = PCLK/2   | 6                           |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/4   | 12.05                       |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/8   | 24.1                        |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/16  | 0.05                        |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/32  | 0.095                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/64  | 0.195                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/128   | 0.385                       |       |     | µs   |  |
| sp4  | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>rise time (10%–90%) <sup>1</sup> |                             | 2.77  |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| sp5  | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>fall time (10%–90%) <sup>1</sup> |                             | 2.906 |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |  |                             |       |     |      |  |
| sp6m   | SPI_[0 1]_DO setup time <sup>2</sup>   | (SPI_x_CLK_period/2) – 8.0  |       |     | ns   |  |
| sp7m   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 2.5  |       |     | ns   |  |
| sp8m   | SPI_[0 1]_DI setup time <sup>2</sup>   | 12                          |       |     | ns   |  |
| sp9m   | SPI_[0 1]_DI hold time <sup>2</sup>  | 2.5                         |       |     | ns   |  |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |  |                             |       |     |      |  |
| sp6s   | SPI_[0 1]_DO setup time <sup>2</sup>   | (SPI_x_CLK_period/2) – 17.0 |       |     | ns   |  |
| sp7s   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) + 3.0  |       |     | ns   |  |
| sp8s   | SPI_[0 1]_DI setup time <sup>2</sup>   | 2                           |       |     | ns   |  |
| sp9s   | SPI_[0 1]_DI hold time <sup>2</sup>  | 7                           |       |     | ns   |  |