



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | ARM® Cortex®-M3 |
| Flash Size | 256KB |
| RAM Size | 64KB |
| Peripherals | DDR, PCIe, SERDES |
| Connectivity | CANbus, Ethernet, I ² C, SPI, UART/USART, USB |
| Speed | 166MHz |
| Primary Attributes | FPGA - 25K Logic Modules |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 325-TFBGA, FCBGA |
| Supplier Device Package | 325-FCBGA (11x11) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m2s025t-1fcs325i |

Tables

| | | |
|----------|--|----|
| Table 1 | IGLOO2 and SmartFusion2 Design Security Densities | 4 |
| Table 2 | IGLOO2 and SmartFusion2 Data Security Densities | 4 |
| Table 3 | Absolute Maximum Ratings | 5 |
| Table 4 | Recommended Operating Conditions | 6 |
| Table 5 | FPGA Operating Limits | 7 |
| Table 6 | Embedded Operating Flash Limits | 8 |
| Table 7 | Device Storage Temperature and Retention | 8 |
| Table 8 | High Temperature Data Retention (HTR) Lifetime | 8 |
| Table 9 | Package Thermal Resistance of SmartFusion2 and IGLOO2 Devices | 10 |
| Table 10 | Quiescent Supply Current Characteristics | 12 |
| Table 11 | SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.2\text{ V}$) – Typical Process | 12 |
| Table 12 | Currents During Program Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process | 13 |
| Table 13 | Currents During Verify Cycle, $0\text{ }^{\circ}\text{C} \leq T_J \leq 85\text{ }^{\circ}\text{C}$ – Typical Process | 13 |
| Table 14 | SmartFusion2 and IGLOO2 Quiescent Supply Current ($V_{DD} = 1.26\text{ V}$) – Worst-Case Process | 13 |
| Table 15 | Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays | 14 |
| Table 16 | Inrush Currents at Power up, $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$ – Typical Process | 14 |
| Table 17 | Timing Model Parameters | 15 |
| Table 18 | Maximum Data Rate Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions | 19 |
| Table 19 | Maximum Data Rate Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions | 20 |
| Table 20 | Maximum Data Rate Summary Table for Differential I/O in Worst-Case Industrial Conditions | 20 |
| Table 21 | Maximum Frequency Summary Table for Single-Ended I/O in Worst-Case Industrial Conditions | 20 |
| Table 22 | Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions | 21 |
| Table 23 | Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions | 21 |
| Table 24 | Input Capacitance, Leakage Current, and Ramp Time | 22 |
| Table 25 | I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank | 22 |
| Table 26 | I/O Weak Pull-up/Pull-down Resistances for MSIO I/O Bank | 23 |
| Table 27 | I/O Weak Pull-up/Pull-down Resistances for MSIOD I/O Bank | 23 |
| Table 28 | Schmitt Trigger Input Hysteresis | 23 |
| Table 29 | LVTTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only) | 24 |
| Table 30 | LVTTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 31 | LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 32 | LVTTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only) | 24 |
| Table 33 | LVTTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only) | 24 |
| Table 34 | LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 25 |
| Table 35 | LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 25 |
| Table 36 | LVTTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only) | 25 |
| Table 37 | LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank | 25 |
| Table 38 | LVCMOS 2.5 V DC Recommended DC Operating Conditions | 26 |
| Table 39 | LVCMOS 2.5 V DC Input Voltage Specification | 26 |
| Table 40 | LVCMOS 2.5 V DC Output Voltage Specification | 26 |
| Table 41 | LVCMOS 2.5 V AC Minimum and Maximum Switching Speed | 26 |
| Table 42 | LVCMOS 2.5 V AC Calibrated Impedance Option | 26 |
| Table 43 | LVCMOS 2.5 V Receiver Characteristics (Input Buffers) | 27 |
| Table 44 | LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers) | 27 |
| Table 45 | LVCMOS 2.5 V AC Test Parameter Specifications | 27 |
| Table 46 | LVCMOS 2.5 V Transmitter Drive Strength Specifications | 27 |
| Table 47 | LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers) | 28 |
| Table 48 | LVCMOS 1.8 V DC Recommended Operating Conditions | 29 |
| Table 49 | LVCMOS 1.8 V DC Input Voltage Specification | 29 |
| Table 50 | LVCMOS 1.8 V DC Output Voltage Specification | 29 |

| | | |
|-----------|--|----|
| Table 51 | LVC MOS 1.8 V Minimum and Maximum AC Switching Speed | 29 |
| Table 52 | LVC MOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers) | 29 |
| Table 53 | LVC MOS 1.8 V Receiver Characteristics (Input Buffers) | 30 |
| Table 54 | LVC MOS 1.8 V AC Calibrated Impedance Option | 30 |
| Table 55 | LVC MOS 1.8 V AC Test Parameter Specifications | 30 |
| Table 56 | LVC MOS 1.8 V Transmitter Drive Strength Specifications | 30 |
| Table 57 | LVC MOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers) | 31 |
| Table 58 | LVC MOS 1.5 V DC Recommended Operating Conditions | 32 |
| Table 59 | LVC MOS 1.5 V DC Input Voltage Specification | 32 |
| Table 60 | LVC MOS 1.8 V Transmitter Characteristics for MSIO I/O Bank | 32 |
| Table 61 | LVC MOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank | 32 |
| Table 62 | LVC MOS 1.5 V DC Output Voltage Specification | 33 |
| Table 63 | LVC MOS 1.5 V AC Minimum and Maximum Switching Speed | 33 |
| Table 64 | LVC MOS 1.5 V AC Calibrated Impedance Option | 33 |
| Table 65 | LVC MOS 1.5 V AC Test Parameter Specifications | 33 |
| Table 66 | LVC MOS 1.5 V Transmitter Drive Strength Specifications | 33 |
| Table 67 | LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers) | 34 |
| Table 68 | LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 34 |
| Table 69 | LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) | 34 |
| Table 70 | LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) | 34 |
| Table 71 | LVC MOS 1.5 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 35 |
| Table 72 | LVC MOS 1.2 V DC Recommended DC Operating Conditions | 36 |
| Table 73 | LVC MOS 1.2 V DC Input Voltage Specification | 36 |
| Table 74 | LVC MOS 1.2 V DC Output Voltage Specification | 36 |
| Table 75 | LVC MOS 1.2 V Minimum and Maximum AC Switching Speed | 36 |
| Table 76 | LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) | 36 |
| Table 77 | LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) | 37 |
| Table 78 | LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers) | 37 |
| Table 79 | LVC MOS 1.2 V AC Calibrated Impedance Option | 37 |
| Table 80 | LVC MOS 1.2 V AC Test Parameter Specifications | 37 |
| Table 81 | LVC MOS 1.2 V Transmitter Drive Strength Specifications | 37 |
| Table 82 | LVC MOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers) | 38 |
| Table 83 | LVC MOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) | 38 |
| Table 84 | LVC MOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) | 38 |
| Table 85 | PCI/PCI-X DC Recommended Operating Conditions | 39 |
| Table 86 | PCI/PCI-X DC Input Voltage Specification | 39 |
| Table 87 | PCI/PCI-X DC Output Voltage Specification | 39 |
| Table 88 | PCI/PCI-X Minimum and Maximum AC Switching Speed | 39 |
| Table 89 | PCI/PCI-X AC Test Parameter Specifications | 39 |
| Table 90 | LVC MOS 1.2 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers) | 39 |
| Table 91 | PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers) | 40 |
| Table 92 | PCI/PCIX AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers) | 40 |
| Table 93 | HSTL Recommended DC Operating Conditions | 40 |
| Table 94 | HSTL DC Input Voltage Specification | 40 |
| Table 95 | HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only | 41 |
| Table 96 | HSTL DC Differential Voltage Specification | 41 |
| Table 97 | HSTL AC Differential Voltage Specifications | 41 |
| Table 98 | HSTL Minimum and Maximum AC Switching Speed | 41 |
| Table 99 | HSTL Impedance Specification | 41 |
| Table 100 | HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers) | 42 |
| Table 101 | HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers) | 42 |
| Table 102 | HSTL AC Test Parameter Specification | 42 |
| Table 103 | DDR1/SSTL2 DC Recommended Operating Conditions | 43 |
| Table 104 | DDR1/SSTL2 DC Input Voltage Specification | 43 |
| Table 105 | DDR1/SSTL2 DC Output Voltage Specification | 43 |
| Table 106 | DDR1/SSTL2 DC Differential Voltage Specification | 43 |
| Table 107 | SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers) | 44 |

2.2 References

The following documents are recommended references:

- *PB0121: IGLOO2 Product Brief*
- *DS0124: IGLOO2 Pin Descriptions*
- *PB0115: SmartFusion2 SoC FPGA Product Brief*
- *DS0115: SmartFusion2 Pin Descriptions*

All product documentation for IGLOO2 and SmartFusion2 is available at:

<http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga>

<http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#overview>

2.3 Electrical Specifications

2.3.1 Operating Conditions

The following table lists the stress limits. Stress applied above the specified limit may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in the following table are not implied.

Table 3 • Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|--|-----------------------------|------|------|------|
| DC core supply voltage. Must always power this pin. | V_{DD} | -0.3 | 1.32 | V |
| Power supply for charge pumps (for normal operation and programming). Must always power this pin. | V_{PP} | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | MSS_MDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | HPMS_MDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for FDDR PLL | FDDR_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | PLL0_PLL1_MSS_MDDR_VDDA | -0.3 | 3.63 | V |
| Analog power pad for MDDR PLL | PLL0_PLL1_HPMS_MDDR_VDDA | -0.3 | 3.63 | V |
| Analog power pad for PLL0-5 | CCC_XX[01]_PLL_VDDA | -0.3 | 3.63 | V |
| High supply voltage for PLL SerDes[01] | SERDES_[01]_PLL_VDDA | -0.3 | 3.63 | V |
| Analog power for SerDes[01] PLL lane0 to lane3. This is a 2.5 V SerDes internal PLL supply. | SERDES_[01]_L[0123]_VDDAPLL | -0.3 | 2.75 | V |
| TX/RX analog I/O voltage. Low voltage power for the lanes of SerDesIF0. This is a 1.2 V SerDes PMA supply. | SERDES_[01]_L[0123]_VDDAIO | -0.3 | 1.32 | V |
| PCIe/PCS power supply | SERDES_[01]_VDD | -0.3 | 1.32 | V |
| DC FPGA I/O buffer supply voltage for MSIO I/O bank | V_{DDIx} | -0.3 | 3.63 | V |
| DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O banks | V_{DDIx} | -0.3 | 2.75 | V |
| I/O Input voltage for MSIO I/O bank | V_I | -0.3 | 3.63 | V |
| I/O Input voltage for MSIOD/DDRIO I/O bank | V_I | -0.3 | 2.75 | V |
| Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to V_{PP} . | V_{PPNVM} | -0.3 | 3.63 | V |
| Storage temperature ¹ | T_{STG} | -65 | 150 | °C |
| Junction temperature | T_J | -55 | 135 | °C |

2.3.5 User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the I/Os section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

2.3.5.1 Input Buffer and AC Loading

The following figure shows the input buffer and AC loading.

Figure 3 • Input Buffer AC Loading




Table 22 • Maximum Frequency Summary Table for Voltage-Referenced I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | DDRIO | Unit |
|------------|------|-------|-------|------|
| LPDDR | | | 200 | MHz |
| HSTL1.5 V | | | 200 | MHz |
| SSTL 2.5 V | 255 | 350 | 200 | MHz |
| SSTL 1.8 V | | | 334 | MHz |
| SSTL 1.5 V | | | 334 | MHz |

Table 23 • Maximum Frequency Summary Table for Differential I/O in Worst-Case Industrial Conditions

| I/O | MSIO | MSIOD | Unit |
|---------------------|-------|-------|------|
| LVPECL (input only) | 450 | | MHz |
| LVDS 3.3 V | 267.5 | | MHz |
| LVDS 2.5 V | 267.5 | 350 | MHz |
| RSDS | 260 | 350 | MHz |
| BLVDS | 250 | | MHz |
| MLVDS | 250 | | MHz |
| Mini-LVDS | 260 | 350 | MHz |

2.3.5.5 Detailed I/O Characteristics

Table 24 • Input Capacitance, Leakage Current, and Ramp Time

| Symbol | Description | Maximum | Unit | Conditions |
|---------------------------|--|---------|---------|--------------------------------|
| C_{IN} | Input capacitance | 10 | pF | |
| I_{IL} (dc) | Input current low (Applicable to HSTL/SSTL inputs only) | 400 | μ A | $V_{DDI} = 2.5$ V |
| | | 500 | μ A | $V_{DDI} = 1.8$ V |
| | | 600 | μ A | $V_{DDI} = 1.5$ V ¹ |
| | Input current low (Applicable to all other digital inputs) | 10 | μ A | |
| I_{IH} (dc) | Input current high (Applicable to HSTL/SSTL inputs only) | 400 | μ A | $V_{DDI} = 2.5$ V |
| | | 500 | μ A | $V_{DDI} = 1.8$ V |
| | | 600 | μ A | $V_{DDI} = 1.5$ V ¹ |
| | Input current high (Applicable to all other digital inputs) | 10 | μ A | |
| T_{RAMPIN} ² | Input ramp time (Applicable to all digital inputs) | 50 | ns | |

1. Applicable when I/O pair is programmed with an HSTL/SSTL I/O type on IOP and an un-terminated I/O type (LVCMOS, for example) on ION pad.
2. Voltage ramp must be monotonic.

The following table lists the minimum and maximum I/O weak pull-up/pull-down resistance values of DDRIO I/O bank at V_{OH}/V_{OL} Level.

Table 25 • I/O Weak Pull-up/Pull-down Resistances for DDRIO I/O Bank

| V_{DDI} Domain | R(WEAK PULL-UP) at V_{OH} (Ω) | | R(WEAK PULL-DOWN) at V_{OL} (Ω) | |
|-----------------------|--|-------|--|-------|
| | Min | Max | Min | Max |
| 2.5 V ^{1, 2} | 10K | 17.8K | 9.98K | 18K |
| 1.8 V ^{1, 2} | 10.3K | 19.1K | 10.3K | 19.5K |
| 1.5 V ^{1, 2} | 10.6K | 20.2K | 10.6K | 21.1K |
| 1.2 V ^{1, 2} | 11.1K | 22.7K | 11.2K | 24.6K |

1. $R(\text{WEAK PULL-DOWN}) = (V_{OLspec})/I(\text{WEAK PULL-DOWN MAX})$.
2. $R(\text{WEAK PULL-UP}) = (V_{DDImax} - V_{OHspec})/I(\text{WEAK PULL-UP MIN})$.

Table 82 • LVCMOS 1.2 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)

| On-Die Termination (ODT) | T _{Py} | | T _{Pys} | | Unit |
|--------------------------|-----------------|-------|------------------|-------|------|
| | -1 | -Std | -1 | -Std | |
| None | 4.154 | 4.887 | 4.114 | 4.84 | ns |
| 50 | 6.918 | 8.139 | 6.806 | 8.008 | ns |
| 75 | 5.613 | 6.603 | 5.533 | 6.509 | ns |
| 150 | 4.716 | 5.549 | 4.657 | 5.479 | ns |

Table 83 • LVCMOS 1.2 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)

| Output Drive Selection | Slew Control | T _{DP} | | T _{ZL} | | T _{ZH} | | T _{HZ} ¹ | | T _{LZ} ¹ | | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
| | | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| 2 mA | Slow | 6.713 | 7.897 | 5.362 | 6.308 | 6.723 | 7.909 | 7.233 | 8.51 | 6.375 | 7.499 | ns |
| | Medium | 5.912 | 6.955 | 4.616 | 5.43 | 5.915 | 6.959 | 6.887 | 8.102 | 6.009 | 7.069 | ns |
| | Medium fast | 5.5 | 6.469 | 4.231 | 4.978 | 5.5 | 6.471 | 6.672 | 7.849 | 5.835 | 6.865 | ns |
| | Fast | 5.462 | 6.426 | 4.194 | 4.935 | 5.463 | 6.427 | 6.646 | 7.819 | 5.828 | 6.857 | ns |
| 4 mA | Slow | 6.109 | 7.186 | 4.708 | 5.539 | 6.098 | 7.174 | 8.005 | 9.418 | 7.033 | 8.274 | ns |
| | Medium | 5.355 | 6.299 | 4.034 | 4.746 | 5.338 | 6.28 | 7.637 | 8.985 | 6.672 | 7.849 | ns |
| | Medium fast | 4.953 | 5.826 | 3.685 | 4.336 | 4.932 | 5.802 | 7.44 | 8.752 | 6.499 | 7.646 | ns |
| | Fast | 4.911 | 5.777 | 3.658 | 4.303 | 4.89 | 5.754 | 7.427 | 8.737 | 6.488 | 7.632 | ns |
| 6 mA | Slow | 5.89 | 6.929 | 4.506 | 5.301 | 5.874 | 6.911 | 8.337 | 9.808 | 7.315 | 8.605 | ns |
| | Medium | 5.176 | 6.089 | 3.862 | 4.543 | 5.155 | 6.065 | 7.986 | 9.394 | 6.943 | 8.168 | ns |
| | Medium fast | 4.792 | 5.637 | 3.523 | 4.145 | 4.765 | 5.606 | 7.808 | 9.186 | 6.775 | 7.97 | ns |
| | Fast | 4.754 | 5.593 | 3.486 | 4.101 | 4.728 | 5.563 | 7.777 | 9.149 | 6.769 | 7.963 | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

Table 84 • LVCMOS 1.2 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)

| Output Drive Selection | Slew Control | T _{DP} | | T _{ZL} | | T _{ZH} | | T _{HZ} ¹ | | T _{LZ} ¹ | | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|--------|------------------------------|--------|------|
| | | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | -1 | -Std | |
| 2 mA | Slow | 6.746 | 7.937 | 7.458 | 8.774 | 8.172 | 9.614 | 9.867 | 11.608 | 8.393 | 9.874 | ns |
| 4 mA | Slow | 7.068 | 8.315 | 6.678 | 7.857 | 7.474 | 8.793 | 10.986 | 12.924 | 9.043 | 10.638 | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

Table 95 • HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only

| Parameter | Symbol | Min | Max | Unit |
|---|----------------------|-----------------|-----|------|
| HSTL Class I | | | | |
| DC output logic high | V_{OH} | $V_{DDI} - 0.4$ | | V |
| DC output logic low | V_{OL} | | 0.4 | V |
| Output minimum source DC current (MSIO and DDRIO I/O banks) | I_{OH} at V_{OH} | -8.0 | | mA |
| Output minimum sink current (MSIO and DDRIO I/O banks) | I_{OL} at V_{OL} | 8.0 | | mA |
| HSTL Class II | | | | |
| DC output logic high | V_{OH} | $V_{DDI} - 0.4$ | | V |
| DC output logic low | V_{OL} | | 0.4 | V |
| Output minimum source DC current | I_{OH} at V_{OH} | -16.0 | | mA |
| Output minimum sink current | I_{OL} at V_{OL} | 16.0 | | mA |

Table 96 • HSTL DC Differential Voltage Specification

| Parameter | Symbol | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | V_{ID} (DC) | 0.2 | V |

Table 97 • HSTL AC Differential Voltage Specifications

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------------|------------|------|-----|------|
| AC input differential voltage | V_{DIFF} | 0.4 | | V |
| AC differential cross point voltage | V_x | 0.68 | 0.9 | V |

Table 98 • HSTL Minimum and Maximum AC Switching Speed

| Parameter | Symbol | Max | Unit | Conditions |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | D_{MAX} | 400 | Mbps | AC loading: per JEDEC specifications |

Table 99 • HSTL Impedance Specification

| Parameter | Symbol | Typ | Unit | Conditions |
|---|-----------|------------|----------|-------------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | R_{REF} | 25.5, 47.8 | Ω | Reference resistance = 191 Ω |
| Effective impedance value (ODT for DDRIO I/O bank only) | R_{TT} | 47.8 | Ω | Reference resistance = 191 Ω |

2.3.6.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer.

Minimum and Maximum DC/AC Input and Output Levels Specification

Table 139 • LPDDR DC Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max |
|-------------------------|-----------|-------|-------|-------|
| Supply voltage | V_{DDI} | 1.71 | 1.8 | 1.89 |
| Termination voltage | V_{TT} | 0.838 | 0.900 | 0.964 |
| Input reference voltage | V_{REF} | 0.838 | 0.900 | 0.964 |

Table 140 • LPDDR DC Input Voltage Specification

| Parameter | Symbol | Min | Max |
|---------------------------------|---------------|----------------------|----------------------|
| DC input logic high | V_{IH} (DC) | $0.7 \times V_{DDI}$ | 1.89 |
| DC input logic low | V_{IL} (DC) | -0.3 | $0.3 \times V_{DDI}$ |
| Input current high ¹ | I_{IH} (DC) | | |
| Input current low ¹ | I_{IL} (DC) | | |

1. See Table 24, page 22.

Table 141 • LPDDR DC Output Voltage Specification Reduced Drive

| Parameter | Symbol | Min | Max |
|----------------------------------|----------------------|----------------------|----------------------|
| DC output logic high | V_{OH} | $0.9 \times V_{DDI}$ | |
| DC output logic low | V_{OL} | | $0.1 \times V_{DDI}$ |
| Output minimum source DC current | I_{OH} at V_{OH} | 0.1 | |
| Output minimum sink current | I_{OL} at V_{OL} | -0.1 | |

Table 142 • LPDDR DC Output Voltage Specification Full Drive¹

| Parameter | Symbol | Min | Max |
|----------------------------------|----------------------|----------------------|----------------------|
| DC output logic high | V_{OH} | $0.9 \times V_{DDI}$ | |
| DC output logic low | V_{OL} | | $0.1 \times V_{DDI}$ |
| Output minimum source DC current | I_{OH} at V_{OH} | 0.1 | |
| Output minimum sink current | I_{OL} at V_{OL} | -0.1 | |

1. To meet JEDEC Electrical Compliance, use LPDDR Full Drive Transmitter.

Table 143 • LPDDR DC Differential Voltage Specification

| Parameter | Symbol | Min |
|-------------------------------|---------------|----------------------|
| DC input differential voltage | V_{ID} (DC) | $0.4 \times V_{DDI}$ |

2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

Minimum and Maximum DC/AC Input and Output Levels Specification

Table 173 • B-LVDS Recommended DC Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | V_{DDI} | 2.375 | 2.5 | 2.625 | V |

Table 174 • B-LVDS DC Input Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage | V_I | 0 | 2.925 | V |
| Input current high ¹ | I_{IH} (DC) | | | |
| Input current low ¹ | I_{IL} (DC) | | | |

1. See Table 24, page 22.

Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | V_{OH} | 1.25 | 1.425 | 1.6 | V |
| DC output logic low | V_{OL} | 0.9 | 1.075 | 1.25 | V |

Table 176 • B-LVDS DC Differential Voltage Specification

| Parameter | Symbol | Min | Max | Unit |
|--|-----------|------|-----------|------|
| Differential output voltage swing (for MSIO I/O bank only) | V_{OD} | 65 | 460 | mV |
| Output common mode voltage (for MSIO I/O bank only) | V_{OCM} | 1.1 | 1.5 | V |
| Input common mode voltage | V_{ICM} | 0.05 | 2.4 | V |
| Input differential voltage | V_{ID} | 0.1 | V_{DDI} | V |

Table 177 • B-LVDS Minimum and Maximum AC Switching Speed

| Parameter | Symbol | Max | Unit | Conditions |
|---------------------------------------|-----------|-----|------|---|
| Maximum data rate (for MSIO I/O bank) | D_{MAX} | 500 | Mbps | AC loading: 2 pF / 100 Ω differential load |

Table 178 • B-LVDS AC Impedance Specifications

| Parameter | Symbol | Typ | Unit |
|------------------------|--------|-----|----------|
| Termination resistance | R_T | 27 | Ω |

Table 179 • B-LVDS AC Test Parameter Specifications

| Parameter | Symbol | Typ | Unit |
|--|------------|-------------|----------|
| Measuring/trip point for data path | V_{TRIP} | Cross point | V |
| Resistance for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | R_{ENT} | 2K | Ω |
| Capacitive loading for enable path (T_{ZH} , T_{ZL} , T_{HZ} , T_{LZ}) | C_{ENT} | 5 | pF |

Table 222 • Output DDR Propagation Delays (continued)


| Symbol | Description | Measuring Nodes (from, to) | -1 | | Unit |
|------------------|--|-------------------------------|-------|-------|------|
| | | | -Std | | |
| $T_{DDROWAL}$ | Asynchronous load minimum pulse width for output DDR | C, C | 0.304 | 0.357 | ns |
| $T_{DDROCKMPWH}$ | Clock minimum pulse width high for the output DDR | E, E | 0.075 | 0.088 | ns |
| $T_{DDROCKMPWL}$ | Clock minimum pulse width low for the output DDR | E, E | 0.159 | 0.187 | ns |

2.3.10 Logic Element Specifications

2.3.10.1 4-input LUT (LUT-4)

The IGLOO2 and SmartFusion2 SoC FPGAs offer a fully permutable 4-input LUT. In this section, timing characteristics are presented for a sample of the library. For more details, see *SmartFusion2 and IGLOO2 Macro Library Guide*.

Figure 14 • LUT-4



The following table lists the 010 device global resources in worst commercial-case conditions when $T_J = 85\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 229 • 010 Device Global Resource

| Parameter | Symbol | -1 | | -Std | | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
| | | Min | Max | Min | Max | |
| Input low delay for global clock | T_{RCKL} | 0.626 | 0.669 | 0.627 | 0.668 | ns |
| Input high delay for global clock | T_{RCKH} | 1.112 | 1.182 | 1.308 | 1.393 | ns |
| Maximum skew for global clock | T_{RCKSW} | | 0.07 | | 0.085 | ns |

The following table lists the 005 device global resources in worst commercial-case conditions when $T_J = 85\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 230 • 005 Device Global Resource

| Parameter | Symbol | -1 | | -Std | | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
| | | Min | Max | Min | Max | |
| Input low delay for global clock | T_{RCKL} | 0.625 | 0.66 | 0.628 | 0.66 | ns |
| Input high delay for global clock | T_{RCKH} | 1.126 | 1.187 | 1.325 | 1.397 | ns |
| Maximum skew for global clock | T_{RCKSW} | | 0.061 | | 0.072 | ns |

2.3.12 FPGA Fabric SRAM

See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth \times width configuration $1\text{K} \times 18$ in worst commercial-case conditions when $T_J = 85\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 231 • RAM1K18 – Dual-Port Mode for Depth \times Width Configuration $1\text{K} \times 18$

| Parameter | Symbol | -1 | | -Std | | Unit |
|--|-----------------|-------|-----|-------|-------|------|
| | | Min | Max | Min | Max | |
| Clock period | T_{CY} | 2.5 | | 2.941 | | ns |
| Clock minimum pulse width high | $T_{CLKMPWH}$ | 1.125 | | 1.323 | | ns |
| Clock minimum pulse width low | $T_{CLKMPWL}$ | 1.125 | | 1.323 | | ns |
| Pipelined clock period | T_{PLCY} | 2.5 | | 2.941 | | ns |
| Pipelined clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.125 | | 1.323 | | ns |
| Pipelined clock minimum pulse width low | $T_{PLCLKMPWL}$ | 1.125 | | 1.323 | | ns |
| Read access time with pipeline register | | | | 0.334 | 0.393 | ns |
| Read access time without pipeline register | T_{CLK2Q} | | | 2.273 | 2.674 | ns |
| Access time with feed-through write timing | | | | 1.529 | 1.799 | ns |
| Address setup time | T_{ADDRSU} | 0.441 | | 0.519 | | ns |
| Address hold time | T_{ADDRHD} | 0.274 | | 0.322 | | ns |
| Data setup time | T_{DSU} | 0.341 | | 0.401 | | ns |
| Data hold time | T_{DHD} | 0.107 | | 0.126 | | ns |
| Block select setup time | T_{BLKSU} | 0.207 | | 0.244 | | ns |

Table 238 • μ SRAM (RAM64x16) in 64 x 16 Mode (continued)

| Parameter | Symbol | -1 | | -Std | | Unit |
|--------------------------------------|----------------|--------|-----|-------|-----|------|
| | | Min | Max | Min | Max | |
| Read synchronous reset hold time | T_{SRSTHD} | 0.061 | | 0.071 | | ns |
| Write clock period | T_{CCY} | 4 | | 4 | | ns |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8 | | 1.8 | | ns |
| Write clock minimum pulse width low | $T_{CCLKMPWL}$ | 1.8 | | 1.8 | | ns |
| Write block setup time | T_{BLKCSU} | 0.404 | | 0.476 | | ns |
| Write block hold time | T_{BLKCHD} | 0.007 | | 0.008 | | ns |
| Write input data setup time | T_{DINCSU} | 0.115 | | 0.135 | | ns |
| Write input data hold time | T_{DINCHD} | 0.15 | | 0.177 | | ns |
| Write address setup time | $T_{ADDRCSU}$ | 0.088 | | 0.104 | | ns |
| Write address hold time | $T_{ADDRCHD}$ | 0.128 | | 0.15 | | ns |
| Write enable setup time | T_{WECSU} | 0.397 | | 0.467 | | ns |
| Write enable hold time | T_{WECHD} | -0.026 | | -0.03 | | ns |
| Maximum frequency | F_{MAX} | | 250 | | 250 | MHz |

The following table lists the μ SRAM in 128 x 9 mode in worst commercial-case conditions when $T_J = 85^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 239 • μ SRAM (RAM128x9) in 128 x 9 Mode

| Parameter | Symbol | -1 | | -Std | | Unit |
|---|-----------------|-------|--------|--------|--------|-------|
| | | Min | Max | Min | Max | |
| Read clock period | T_{CY} | 4 | | 4 | | ns |
| Read clock minimum pulse width high | $T_{CLKMPWH}$ | 1.8 | | 1.8 | | ns |
| Read clock minimum pulse width low | $T_{CLKMPWL}$ | 1.8 | | 1.8 | | ns |
| Read pipeline clock period | T_{PLCY} | 4 | | 4 | | ns |
| Read pipeline clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.8 | | 1.8 | | ns |
| Read pipeline clock minimum pulse width low | $T_{PLCLKMPWL}$ | 1.8 | | 1.8 | | ns |
| Read access time with pipeline register | T_{CLK2Q} | | 0.266 | | 0.313 | ns |
| Read access time without pipeline register | | | | 1.677 | | 1.973 |
| Read address setup time in synchronous mode | T_{ADDRSU} | 0.301 | | 0.354 | | ns |
| Read address setup time in asynchronous mode | | | 1.856 | | 2.184 | |
| Read address hold time in synchronous mode | T_{ADDRHD} | 0.091 | | 0.107 | | ns |
| Read address hold time in asynchronous mode | | | -0.778 | | -0.915 | |
| Read enable setup time | T_{RDENSU} | 0.278 | | 0.327 | | ns |
| Read enable hold time | T_{RDENHD} | 0.057 | | 0.067 | | ns |
| Read block select setup time | T_{BLKSU} | 1.839 | | 2.163 | | ns |
| Read block select hold time | T_{BLKHD} | -0.65 | | -0.765 | | ns |
| Read block select to out disable time (when pipelined register is disabled) | T_{BLK2Q} | | 2.036 | | 2.396 | ns |

Table 240 • μ SRAM (RAM128x8) in 128 x 8 Mode (continued)

| Parameter | Symbol | -1 | | -Std | | Unit |
|---|----------------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | |
| Read address hold time in synchronous mode | T_{ADDRHD} | 0.091 | | 0.107 | | ns |
| Read address hold time in asynchronous mode | | -0.778 | | -0.915 | | ns |
| Read enable setup time | T_{RDENSU} | 0.278 | | 0.327 | | ns |
| Read enable hold time | T_{RDENHD} | 0.057 | | 0.067 | | ns |
| Read block select setup time | T_{BLKSU} | 1.839 | | 2.163 | | ns |
| Read block select hold time | T_{BLKHD} | -0.65 | | -0.765 | | ns |
| Read block select to out disable time (when pipelined register is disabled) | T_{BLK2Q} | | 2.036 | | 2.396 | ns |
| Read asynchronous reset removal time (pipelined clock) | T_{RSTREM} | -0.023 | | -0.027 | | ns |
| Read asynchronous reset removal time (non-pipelined clock) | | 0.046 | | 0.054 | | ns |
| Read asynchronous reset recovery time (pipelined clock) | T_{RSTREC} | 0.507 | | 0.597 | | ns |
| Read asynchronous reset recovery time (non-pipelined clock) | | 0.236 | | 0.278 | | ns |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T_{R2Q} | | 0.835 | | 0.982 | ns |
| Read synchronous reset setup time | T_{SRSTSU} | 0.271 | | 0.319 | | ns |
| Read synchronous reset hold time | T_{SRSTHD} | 0.061 | | 0.071 | | ns |
| Write clock period | T_{CCY} | 4 | | 4 | | ns |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8 | | 1.8 | | ns |
| Write clock minimum pulse width low | $T_{CCLKMPWL}$ | 1.8 | | 1.8 | | ns |
| Write block setup time | T_{BLKCSU} | 0.404 | | 0.476 | | ns |
| Write block hold time | T_{BLKCHD} | 0.007 | | 0.008 | | ns |
| Write input data setup time | T_{DINCSU} | 0.115 | | 0.135 | | ns |
| Write input data hold time | T_{DINCHD} | 0.15 | | 0.177 | | ns |
| Write address setup time | $T_{ADDRCSU}$ | 0.088 | | 0.104 | | ns |
| Write address hold time | $T_{ADDRCHD}$ | 0.128 | | 0.15 | | ns |
| Write enable setup time | T_{WECSU} | 0.397 | | 0.467 | | ns |
| Write enable hold time | T_{WECHD} | -0.026 | | -0.03 | | ns |
| Maximum frequency | F_{MAX} | | 250 | | 250 | MHz |

Table 251 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only) (continued)

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 150 | 544496 | 10 | 158 | 15 | Sec |

Table 252 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|-----------------|------------------|--------------|---------|--------|------|
| 005 | 439296 | 9 | 61 | 11 | Sec |
| 010 | 842688 | 15 | 107 | 21 | Sec |
| 025 | 1497408 | 26 | 121 | 35 | Sec |
| 050 | 2695168 | 43 | 141 | 55 | Sec |
| 060 | 2686464 | 48 | 143 | 60 | Sec |
| 090 | 4190208 | 75 | 244 | 91 | Sec |
| 150 | 6682768 | 117 | 296 | 141 | Sec |

Table 253 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric Only)

| M2S/M2GL Device | Auto Programming | Auto Update | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
| | 100 kHz | 25 MHz | 12.5 MHz | |
| 005 | 47 | 27 | 28 | Sec |
| 010 | 77 | 35 | 35 | Sec |
| 025 | 150 | 42 | 41 | Sec |
| 050 | 33 ¹ | Not Supported | Not Supported | Sec |
| 060 | 291 | 83 | 82 | Sec |
| 090 | 427 | 109 | 108 | Sec |
| 150 | 708 | 157 | 160 | Sec |

1. Auto Programming in 050 device is done through SC_SPI, and SPI CLK is set to 6.25 MHz.

Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only)

| M2S/M2GL Device | Auto Programming | Auto Update | Programming Recovery | Unit |
|-----------------|------------------|---------------|----------------------|------|
| | 100 kHz | 25 MHz | 12.5 MHz | |
| 005 | 41 | 48 | 49 | Sec |
| 010 | 86 | 87 | 87 | Sec |
| 025 | 87 | 85 | 86 | Sec |
| 050 | 85 | Not Supported | Not Supported | Sec |
| 060 | 78 | 86 | 86 | Sec |
| 090 | 154 | 162 | 162 | Sec |

Table 262 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 302672 | 6 | 41 | 8 | Sec |
| 010 | 568784 | 10 | 48 | 14 | Sec |
| 025 | 1223504 | 21 | 61 | 29 | Sec |
| 050 | 2424832 | 39 | 82 | 50 | Sec |
| 060 | 2418896 | 44 | 87 | 54 | Sec |
| 090 | 3645968 | 66 | 112 | 79 | Sec |
| 150 | 6139184 | 108 | 162 | 128 | Sec |

Table 263 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 137536 | 3 | 64 | 4 | Sec |
| 010 | 274816 | 4 | 104 | 7 | Sec |
| 025 | 274816 | 4 | 104 | 8 | Sec |
| 050 | 2,78,528 | 4 | 102 | 8 | Sec |
| 060 | 268480 | 6 | 102 | 8 | Sec |
| 090 | 544496 | 10 | 179 | 15 | Sec |
| 150 | 544496 | 10 | 180 | 15 | Sec |

Table 264 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)

| M2S/M2GL Device | Image size Bytes | Authenticate | Program | Verify | Unit |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005 | 439296 | 9 | 83 | 11 | Sec |
| 010 | 842688 | 15 | 129 | 21 | Sec |
| 025 | 1497408 | 26 | 143 | 35 | Sec |
| 050 | 2695168 | 43 | 163 | 55 | Sec |
| 060 | 2686464 | 48 | 165 | 60 | Sec |
| 090 | 4190208 | 75 | 266 | 91 | Sec |
| 150 | 6682768 | 117 | 318 | 141 | Sec |

1. The minimum output clock frequency is limited by the PLL. For more information, see *UG0449: SmartFusion2 and IGLOO2 Clocking Resources User Guide*.
2. The PLL is used in conjunction with the Clock Conditioning Circuitry. Performance is limited by the CCC output frequency.


The following table lists the CCC/PLL jitter specifications in worst-case industrial conditions when $T_J = 100\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 283 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications

| CCC Output Maximum Peak-to-Peak Period Jitter F_{OUT_CCC} | | | | | | |
|--|--|--|----------|--|-----------|----|
| Parameter | Conditions/Package Combinations | | | | Unit | |
| 10 FG484, 050 FG896/FG484/FCS325 Packages¹ | SSO = 0 | 0 < SSO <= 2 | SSO <= 4 | SSO <= 8 | SSO <= 16 | |
| 20 MHz to 100 MHz | Max(110, $\pm 1\% \times (1/F_{OUT_CCC})$) | Max(150, $\pm 1\% \times (1/F_{OUT_CCC})$) | | | | ps |
| 100 MHz to 400 MHz | Max(120, $\pm 1\% \times (1/F_{OUT_CCC})$) | Max(150, $\pm 1\% \times (1/F_{OUT_CCC})$) | | Max(170, $\pm 1\% \times (1/F_{OUT_CCC})$) | | ps |
| 025 FG484/FCS325 Package¹ | 0 < SSO <=16 | | | | | |
| 20 MHz to 74 MHz | $\pm 1\% \times (1/F_{OUT_CCC})$ | | | | | ps |
| 74 MHz to 400 MHz | 210 | | | | | ps |
| 005 FG484 Package¹ | 0 < SSO <=16 | | | | | |
| 20 MHz to 53 MHz | $\pm 1\% \times (1/F_{OUT_CCC})$ | | | | | ps |
| 53 MHz to 400 MHz | 270 | | | | | ps |
| 090 FG676 and FC325 Package¹ | 0 < SSO <=16 | | | | | |
| 20 MHz to 100 MHz | $\pm 1\% \times (1/F_{OUT_CCC})$ | | | | | ps |
| 100 MHz to 400 MHz | 150 | | | | | ps |
| 060 FG676 Package¹ | 0 < SSO <=16 | | | | | |
| 20 MHz to 100 MHz | $\pm 1\% \times (1/F_{OUT_CCC})$ | | | | | ps |
| 100 MHz to 400 MHz | 150 | | | | | ps |
| 150 FC1152 Package¹ | 0 < SSO <=16 | | | | | |
| 20 MHz to 100 MHz | $\pm 1\% \times (1/F_{OUT_CCC})$ | | | | | ps |
| 100 MHz to 400 MHz | 120 | | | | | ps |

1. SSO data is based on LVCMOS 2.5 V MSIO and/or MSIOD bank I/Os.

Figure 17 • Power-up to Functional Timing Diagram for SmartFusion2



The following table lists the IGLOO2 power-up to functional times in worst-case industrial conditions when $T_J = 100\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 289 • Power-up to Functional Times for IGLOO2


| Symbol | From | To | Description | Maximum Power-up to Functional Time for IGLOO2 (uS) | | | | | | |
|---------------|------------------|-------------------------|---|---|------|------|------|------|------|------|
| | | | | 005 | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{POR2OUT}$ | POWER_ON_RESET_N | Output available at I/O | Fabric to output | 114 | 114 | 114 | 113 | 114 | 114 | 114 |
| $T_{VDD2OUT}$ | V_{DD} | Output available at I/O | V_{DD} at its minimum threshold level to output | 2587 | 2600 | 2607 | 2558 | 2591 | 2600 | 2699 |
| $T_{VDD2POR}$ | V_{DD} | POWER_ON_RESET_N | V_{DD} at its minimum threshold level to fabric | 2474 | 2486 | 2493 | 2445 | 2477 | 2486 | 2585 |
| $T_{VDD2WPU}$ | DEVRST_N | DDRIO Inbuf weak pull | DEVRST_N to Inbuf weak pull | 2500 | 2487 | 2509 | 2475 | 2507 | 2519 | 2617 |
| | DEVRST_N | MSIO Inbuf weak pull | DEVRST_N to Inbuf weak pull | 2504 | 2491 | 2510 | 2478 | 2517 | 2525 | 2620 |
| | DEVRST_N | MSIOD Inbuf weak pull | DEVRST_N to Inbuf weak pull | 2479 | 2468 | 2493 | 2458 | 2486 | 2499 | 2595 |

Note: For more information about power-up times, see *UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide*.

Table 291 • DEVRST_N to Functional Times for SmartFusion2 (continued)

| Symbol | From | To | Description | Maximum Power-up to Functional Time for SmartFusion2 (uS) | | | | | | |
|---------------------|----------|-----------------------|---|---|-----|-----|-----|-----|-----|-----|
| | | | | 005 | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{DEVRST2POR}$ | DEVRST_N | POWER_ON_RESET_N | V_{DD} at its minimum threshold level to fabric | 233 | 289 | 216 | 213 | 237 | 234 | 219 |
| $T_{DEVRST2MSSRST}$ | DEVRST_N | MSS_RESET_N_M2F | V_{DD} at its minimum threshold level to MSS | 702 | 765 | 712 | 688 | 636 | 630 | 866 |
| $T_{DEVRST2WPU}$ | DEVRST_N | DDRIO Inbuf weak pull | DEVRST_N to Inbuf weak pull | 208 | 202 | 197 | 193 | 216 | 215 | 215 |
| | DEVRST_N | MSIO Inbuf weak pull | DEVRST_N to Inbuf weak pull | 208 | 202 | 197 | 193 | 216 | 215 | 215 |
| | DEVRST_N | MSIOD Inbuf weak pull | DEVRST_N to Inbuf weak pull | 208 | 202 | 197 | 193 | 216 | 215 | 215 |

Figure 19 • DEVRST_N to Functional Timing Diagram for SmartFusion2



The following table lists the SerDes reference clock AC specifications in worst-case industrial conditions when $T_J = 100\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 299 • SerDes Reference Clock AC Specifications

| Parameter | Symbol | Min | Max | Unit |
|---------------------------------|---------------|------|------|------|
| Reference clock frequency | F_{REFCLK} | 100 | 160 | MHz |
| Reference clock rise time | T_{RISE} | 0.6 | 4 | V/ns |
| Reference clock fall time | T_{FALL} | 0.6 | 4 | V/ns |
| Reference clock duty cycle | T_{CYC} | 40 | 60 | % |
| Reference clock mismatch | $M_{MREFCLK}$ | -300 | 300 | ppm |
| Reference spread spectrum clock | SSC_{ref} | 0 | 5000 | ppm |

Table 300 • HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)

| Parameter | Symbol | Min | Typ | Max | Unit |
|--|-------------|-------|-----|-------|------|
| Recommended DC Operating Conditions | | | | | |
| Supply voltage | V_{DDI} | 2.375 | 2.5 | 2.625 | V |
| HCSL DC Input Voltage Specification | | | | | |
| DC Input voltage | V_I | 0 | | 2.625 | V |
| HCSL Differential Voltage Specification | | | | | |
| Input common mode voltage | V_{ICM} | 0.05 | | 2.4 | V |
| Input differential voltage | V_{IDIFF} | 100 | | 1100 | mV |

Table 301 • HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only)

| Parameter | Symbol | Min | Typ | Max | Unit |
|---------------------------------------|-----------|-----|-----|-----|----------|
| HCSL AC Specifications | | | | | |
| Maximum data rate (for MSIO I/O bank) | F_{MAX} | | | 350 | Mbps |
| HCSL Impedance Specifications | | | | | |
| Termination resistance | R_t | | 100 | | Ω |

2.3.31 SmartFusion2 Specifications

2.3.31.1 MSS Clock Frequency

The following table lists the maximum frequency for MSS main clock in worst-case industrial conditions when $T_J = 100\text{ }^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$.

Table 302 • Maximum Frequency for MSS Main Clock

| Symbol | Description | -1 | -Std | Unit |
|--------|--|-----|------|------|
| M3_CLK | Maximum frequency for the MSS main clock | 166 | 142 | MHz |