

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 256KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB  |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 25K Logic Modules  |
| Operating Temperature   | 0°C ~ 85°C (TJ)   |
| Package / Case          | 256-LFBGA   |
| Supplier Device Package | 256-FPBGA (14x14)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s025t-vf256">https://www.e-xfl.com/product-detail/microchip-technology/m2s025t-vf256</a> |



**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo,  
CA 92656 USA  
Within the USA: +1 (800) 713-4113  
Outside the USA: +1 (949) 380-6100  
Fax: +1 (949) 215-4996  
Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)  
[www.microsemi.com](http://www.microsemi.com)

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.


Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

#### **About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

|           |   |     |
|-----------|---|-----|
| Table 273 | eNVM Page Programming   | 104 |
| Table 274 | SRAM PUF  | 105 |
| Table 275 | Non-Deterministic Random Bit Generator (NRBG)                                   | 106 |
| Table 276 | Cryptographic Block Characteristics   | 106 |
| Table 277 | Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)  | 107 |
| Table 278 | Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) | 108 |
| Table 279 | Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)   | 108 |
| Table 280 | Electrical Characteristics of the 50 MHz RC Oscillator                          | 109 |
| Table 281 | Electrical Characteristics of the 1 MHz RC Oscillator                           | 109 |
| Table 282 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification                         | 110 |
| Table 283 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications                 | 111 |
| Table 284 | JTAG 1532 for 005, 010, 025, and 050 Devices                                    | 112 |
| Table 285 | JTAG 1532 for 060, 090, and 150 Devices   | 112 |
| Table 286 | System Controller SPI Characteristics for All Devices                           | 113 |
| Table 287 | Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)     | 113 |
| Table 288 | Power-up to Functional Times for SmartFusion2                                   | 114 |
| Table 289 | Power-up to Functional Times for IGLOO2   | 115 |
| Table 290 | DEVRST_N Characteristics for All Devices  | 116 |
| Table 291 | DEVRST_N to Functional Times for SmartFusion2                                   | 116 |
| Table 292 | DEVRST_N to Functional Times for IGLOO2   | 118 |
| Table 293 | Flash*Freeze Entry and Exit Times   | 119 |
| Table 294 | DDR Memory Interface Characteristics  | 120 |
| Table 295 | SFP Transceiver Electrical Characteristics                                      | 120 |
| Table 296 | Transmitter Parameters  | 121 |
| Table 297 | Receiver Parameters   | 122 |
| Table 298 | SerDes Protocol Compliance  | 122 |
| Table 299 | SerDes Reference Clock AC Specifications  | 123 |
| Table 300 | HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)     | 123 |
| Table 301 | HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) | 123 |
| Table 302 | Maximum Frequency for MSS Main Clock  | 123 |
| Table 303 | I2C Characteristics   | 124 |
| Table 304 | I2C Switching Characteristics   | 125 |
| Table 305 | SPI Characteristics for All Devices   | 126 |
| Table 306 | CAN Controller Characteristics  | 128 |
| Table 307 | USB Characteristics   | 128 |
| Table 308 | MMUART Characteristics  | 129 |
| Table 309 | Maximum Frequency for HPMS Main Clock   | 129 |
| Table 310 | SPI Characteristics for All Devices   | 129 |

Figure 1 • High Temperature Data Retention (HTR)



### 2.3.1.1 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to -1.0 V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to V<sub>CC1</sub> + 1.0 V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

### 2.3.1.2 Thermal Characteristics

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P} \tag{EQ 1}$$

$$\theta_{JB} = \frac{T_J - T_B}{P} \tag{EQ 2}$$

$$\theta_{JC} = \frac{T_J - T_C}{P} \tag{EQ 3}$$

**Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2\text{ V}$ ) – Typical Process**

| Symbol | Modes        | 005  | 010  | 025  | 050  | 060  | 090  | 150  | Unit | Conditions  |
|--------|--------------|------|------|------|------|------|------|------|------|---|
| IDC2   | Flash*Freeze | 1.4  | 2.6  | 3.7  | 5.1  | 5.0  | 5.1  | 8.9  | mA   | Typical<br>( $T_J = 25\text{ }^\circ\text{C}$ )     |
|        |              | 12.0 | 20.0 | 26.6 | 35.3 | 35.4 | 35.7 | 57.8 | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |              | 18.5 | 30.8 | 41.0 | 54.5 | 54.5 | 55.0 | 89.0 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |

**Table 12 • SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26\text{ V}$ ) – Worst-Case Process**

| Symbol | Modes            | 005  | 010  | 025   | 050   | 060   | 090   | 150   | Unit | Conditions  |
|--------|------------------|------|------|-------|-------|-------|-------|-------|------|---|
| IDC1   | Non-Flash*Freeze | 43.8 | 57.0 | 84.6  | 132.3 | 161.4 | 163.0 | 242.5 | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |                  | 65.3 | 85.7 | 127.8 | 200.9 | 245.4 | 247.8 | 369.0 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |
| IDC2   | Flash*Freeze     | 29.1 | 45.6 | 51.7  | 62.7  | 69.3  | 70.0  | 84.8  | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |                  | 44.9 | 70.3 | 79.7  | 96.5  | 106.8 | 107.8 | 130.6 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |

### 2.3.2.2 Programming Currents

The following tables represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

**Table 13 • Currents During Program Cycle,  $0\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 <sup>1</sup> | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| $V_{DD}$        | 1.26        | 46  | 53  | 55  | 58  | 30  | 42  | 52               | mA   |
| $V_{PP}$        | 3.46        | 8   | 11  | 6   | 10  | 9   | 12  | 12               | mA   |
| $V_{PPNVM}$     | 3.46        | 1   | 2   | 2   | 3   | 3   | 3   |                  | mA   |
| $V_{DDI}$       | 2.62        | 31  | 16  | 17  | 1   | 12  | 12  | 81               | mA   |
|                 | 3.46        | 62  | 31  | 36  | 1   | 12  | 17  | 84               | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19               |      |

1.  $V_{PP}$  and  $V_{PPNVM}$  are internally shorted.

**Table 14 • Currents During Verify Cycle,  $0\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 <sup>1</sup> | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| $V_{DD}$        | 1.26        | 44  | 53  | 55  | 58  | 33  | 41  | 51               | mA   |
| $V_{PP}$        | 3.46        | 6   | 5   | 3   | 15  | 8   | 11  | 12               | mA   |
| $V_{PPNVM}$     | 3.46        | 1   | 0   | 0   | 1   | 1   | 1   |                  | mA   |
| $V_{DDI}$       | 2.62        | 31  | 16  | 17  | 1   | 12  | 11  | 81               | mA   |
|                 | 3.46        | 61  | 32  | 36  | 1   | 12  | 17  | 84               | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19               |      |

1.  $V_{PP}$  and  $V_{PPNVM}$  are internally shorted.

### 2.3.6.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 103 • DDR1/SSTL2 DC Recommended Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 2.375 | 2.5   | 2.625 | V    |
| Termination voltage     | $V_{TT}$  | 1.164 | 1.250 | 1.339 | V    |
| Input reference voltage | $V_{REF}$ | 1.164 | 1.250 | 1.339 | V    |

**Table 104 • DDR1/SSTL2 DC Input Voltage Specification**

| Parameter                       | Symbol        | Min              | Max              | Unit |
|---------------------------------|---------------|------------------|------------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.15$ | 2.625            | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3             | $V_{REF} - 0.15$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                  |                  |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                  |                  |      |

1. See Table 24, page 22.

**Table 105 • DDR1/SSTL2 DC Output Voltage Specification**

| Parameter   | Symbol               | Min              | Max              | Unit |
|---|----------------------|------------------|------------------|------|
| <b>SSTL2 Class I (DDR Reduced Drive)</b>  |                      |                  |                  |      |
| DC output logic high  | $V_{OH}$             | $V_{TT} + 0.608$ |                  | V    |
| DC output logic low   | $V_{OL}$             |                  | $V_{TT} - 0.608$ | V    |
| Output minimum source DC current  | $I_{OH}$ at $V_{OH}$ | 8.1              |                  | mA   |
| Output minimum sink current   | $I_{OL}$ at $V_{OL}$ | -8.1             |                  | mA   |
| <b>SSTL2 Class II (DDR Full Drive) – Applicable to MSIO and DDRIO I/O Bank Only</b> |                      |                  |                  |      |
| DC output logic high  | $V_{OH}$             | $V_{TT} + 0.81$  |                  | V    |
| DC output logic low   | $V_{OL}$             |                  | $V_{TT} - 0.81$  | V    |
| Output minimum source DC current  | $I_{OH}$ at $V_{OH}$ | 16.2             |                  | mA   |
| Output minimum sink current   | $I_{OL}$ at $V_{OL}$ | -16.2            |                  | mA   |

**Table 106 • DDR1/SSTL2 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 122 • SSTL18 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 123 • SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.5                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.175$ | $0.5 \times V_{DDI} + 0.175$ | V    |

**Table 124 • SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)**

| Parameter                              | Symbol    | Max | Unit | Conditions                          |
|--|-----------|-----|------|-------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specification |

**Table 125 • SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)**

| Parameter   | Symbol    | Typ         | Unit     | Conditions                        |
|---|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)                                   | $R_{TT}$  | 50, 75, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 126 • SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)**

| Parameter  | Symbol         | Typ | Unit     |
|--|----------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$     | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5   | pF       |
| Reference resistance for data test path for SSTL18 Class I ( $T_{DP}$ )          | $R_{TT\_TEST}$ | 50  | $\Omega$ |
| Reference resistance for data test path for SSTL18 Class II ( $T_{DP}$ )         | $R_{TT\_TEST}$ | 25  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 5   | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$

**Table 127 • DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code**

|                     | On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     |                          | -1       | -Std  |      |
| Pseudo differential | None                     | 1.567    | 1.844 | ns   |
| True differential   | None                     | 1.588    | 1.869 | ns   |

**Table 131 • SSTL15 DC Output Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                                       | Symbol               | Min                  | Max                  | Unit |
|---|----------------------|----------------------|----------------------|------|
| <b>DDR3/SSTL15 Class I (DDR3 Reduced Drive)</b> |                      |                      |                      |      |
| DC output logic high                            | $V_{OH}$             | $0.8 \times V_{DDI}$ |                      | V    |
| DC output logic low                             | $V_{OL}$             |                      | $0.2 \times V_{DDI}$ | V    |
| Output minimum source DC current                | $I_{OH}$ at $V_{OH}$ | 6.5                  |                      | mA   |
| Output minimum sink current                     | $I_{OL}$ at $V_{OL}$ | -6.5                 |                      | mA   |
| <b>DDR3/SSTL15 Class II (DDR3 Full Drive)</b>   |                      |                      |                      |      |
| DC output logic high                            | $V_{OH}$             | $0.8 \times V_{DDI}$ |                      | V    |
| DC output logic low                             | $V_{OL}$             |                      | $0.2 \times V_{DDI}$ | V    |
| Output minimum source DC current                | $I_{OH}$ at $V_{OH}$ | 7.6                  |                      | mA   |
| Output minimum sink current                     | $I_{OL}$ at $V_{OL}$ | -7.6                 |                      | mA   |

**Table 132 • SSTL15 DC Differential Voltage Specification (for DDRIO I/O Bank Only)**

| Parameter                     | Symbol   | Min | Unit |
|-------------------------------|----------|-----|------|
| DC input differential voltage | $V_{ID}$ | 0.2 | V    |

**Note:** To meet JEDEC electrical compliance, use DDR3 full drive transmitter.

**Table 133 • SSTL15 AC SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.3                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.150$ | $0.5 \times V_{DDI} + 0.150$ | V    |

**Table 134 • SSTL15 Minimum and Maximum AC Switching Speed (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specifications |

**Table 135 • SSTL15 AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ                 | Unit     | Conditions                        |
|--|-----------|---------------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 34, 40              | $\Omega$ | Reference resistor = 240 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 20, 30, 40, 60, 120 | $\Omega$ | Reference resistor = 240 $\Omega$ |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers) (continued)**

|       |             |       |       |       |       |       |       |       |       |       |       |    |
|-------|-------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|----|
|       | medium      | 3.246 | 3.819 | 2.686 | 3.16  | 3.236 | 3.807 | 5.542 | 6.52  | 4.936 | 5.807 | ns |
|       | medium_fast | 3.066 | 3.607 | 2.525 | 2.971 | 3.054 | 3.593 | 5.405 | 6.359 | 4.811 | 5.66  | ns |
|       | fast        | 3.046 | 3.584 | 2.513 | 2.957 | 3.034 | 3.57  | 5.401 | 6.353 | 4.803 | 5.651 | ns |
| 10 mA | slow        | 3.498 | 4.115 | 2.878 | 3.386 | 3.481 | 4.096 | 6.046 | 7.113 | 5.444 | 6.404 | ns |
|       | medium      | 3.138 | 3.692 | 2.569 | 3.023 | 3.126 | 3.678 | 5.782 | 6.803 | 5.129 | 6.034 | ns |
|       | medium_fast | 2.966 | 3.489 | 2.414 | 2.841 | 2.951 | 3.472 | 5.666 | 6.665 | 5.013 | 5.897 | ns |
|       | fast        | 2.945 | 3.464 | 2.401 | 2.826 | 2.93  | 3.448 | 5.659 | 6.658 | 5.003 | 5.886 | ns |
| 12 mA | slow        | 3.417 | 4.02  | 2.807 | 3.303 | 3.401 | 4.002 | 6.083 | 7.156 | 5.464 | 6.428 | ns |
|       | medium      | 3.076 | 3.618 | 2.519 | 2.964 | 3.063 | 3.604 | 5.828 | 6.856 | 5.176 | 6.089 | ns |
|       | medium_fast | 2.913 | 3.427 | 2.376 | 2.795 | 2.898 | 3.41  | 5.725 | 6.736 | 5.072 | 5.966 | ns |
|       | fast        | 2.894 | 3.405 | 2.362 | 2.78  | 2.879 | 3.388 | 5.715 | 6.724 | 5.064 | 5.957 | ns |
| 16 mA | slow        | 3.366 | 3.96  | 2.751 | 3.237 | 3.348 | 3.939 | 6.226 | 7.324 | 5.576 | 6.56  | ns |
|       | medium      | 3.03  | 3.565 | 2.47  | 2.906 | 3.017 | 3.55  | 5.981 | 7.036 | 5.282 | 6.214 | ns |
|       | medium_fast | 2.87  | 3.377 | 2.328 | 2.739 | 2.854 | 3.358 | 5.895 | 6.935 | 5.18  | 6.094 | ns |
|       | fast        | 2.853 | 3.357 | 2.314 | 2.723 | 2.837 | 3.338 | 5.889 | 6.929 | 5.177 | 6.09  | ns |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO management).

### 2.3.7 Differential I/O Standards

Configuration of the I/O modules as a differential pair is handled by Microsemi SoC Products Group Libero software when the user instantiates a differential I/O macro in the design. Differential I/Os can also be used in conjunction with the embedded Input register (InReg), Output register (OutReg), Enable register (EnReg), and Double Data Rate registers (DDR).

#### 2.3.7.1 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard.

##### Minimum and Maximum Input and Output Levels

**Table 160 • LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit | Conditions  |
|----------------|-----------|-------|-----|-------|------|-------------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
| Supply voltage | $V_{DDI}$ | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |

**Table 161 • LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit | Conditions  |
|---------------------------------|---------------|-----|-------|------|-------------|
| DC Input voltage                | $V_I$         | 0   | 2.925 | V    | 2.5 V range |
| DC input voltage                | $V_I$         | 0   | 3.45  | V    | 3.3 V range |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |             |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |             |

1. See Table 24, page 22.

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 180 • B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.738    | 3.221 | ns   |
| 100                      | 2.735    | 3.218 | ns   |

**Table 181 • B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.495    | 2.934 | ns   |
| 100                      | 2.495    | 2.935 | ns   |

**Table 182 • B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |      | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|----------|-------|----------|-------|----------|------|----------|-------|----------|-------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std | -1       | -Std  | -1       | -Std  |      |
| 2.258    | 2.656 | 2.343    | 2.756 | 2.329    | 2.74 | 2.12     | 2.494 | 2.123    | 2.497 | ns   |

#### 2.3.7.3 M-LVDS

M-LVDS specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum Input and Output Levels

**Table 183 • M-LVDS Recommended DC Operating Conditions**

| Parameter                   | Symbol    | Min   | Typ | Max   | Unit |
|-----------------------------|-----------|-------|-----|-------|------|
| Supply voltage <sup>1</sup> | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

1. Only M-LVDS TYPE I is supported.


**Table 184 • M-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>2</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.


### 2.3.8.2 Output/Enable Register

Figure 8 • Timing Model for Output/Enable Register



### 2.3.9.4 Output DDR Module

Figure 12 • Output DDR Module



## 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See [UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide](#) for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.83  | 0.911 | 0.831 | 0.913 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.457 | 1.588 | 1.715 | 1.869 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.131 |       | 0.154 | ns   |

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.835 | 0.888 | 0.833 | 0.886 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.405 | 1.489 | 1.654 | 1.752 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.098 | ns   |

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.827 | 0.897 | 0.826 | 0.896 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.419 | 1.53  | 1.671 | 1.8   | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.111 |       | 0.129 | ns   |

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.747 | 0.799 | 0.745 | 0.797 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.294 | 1.378 | 1.522 | 1.621 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.099 | ns   |

**Table 241 •  $\mu$ SRAM (RAM256x4) in 256 x 4 Mode (continued)**

| Parameter               | Symbol        | -1    |     | -Std  |     | Unit |
|-------------------------|---------------|-------|-----|-------|-----|------|
|                         |               | Min   | Max | Min   | Max |      |
| Write address hold time | $T_{ADDRCHD}$ | 0.245 |     | 0.288 |     | ns   |
| Write enable setup time | $T_{WECSU}$   | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time  | $T_{WECHD}$   | -0.03 |     | -0.03 |     | ns   |
| Maximum frequency       | $F_{MAX}$     |       | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 512 x 2 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 242 •  $\mu$ SRAM (RAM512x2) in 512 x 2 Mode**

| Parameter   | Symbol          | -1    |       | -Std  |       | Unit |
|---|-----------------|-------|-------|-------|-------|------|
|   |                 | Min   | Max   | Min   | Max   |      |
| Read clock period   | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period  | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high  | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low   | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register   | $T_{CLK2Q}$     |       | 0.27  |       | 0.31  | ns   |
| Read access time without pipeline register  |                 |       |       | 1.76  |       | 2.08 |
| Read address setup time in synchronous mode   | $T_{ADDRSU}$    | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode  |                 |       | 1.96  |       | 2.306 |      |
| Read address hold time in synchronous mode  | $T_{ADDRHD}$    | 0.137 |       | 0.161 |       | ns   |
| Read address hold time in asynchronous mode   |                 |       | -0.58 |       | -0.68 |      |
| Read enable setup time  | $T_{RDENSU}$    | 0.278 |       | 0.327 |       | ns   |
| Read enable hold time   | $T_{RDENHD}$    | 0.057 |       | 0.067 |       | ns   |
| Read block select setup time  | $T_{BLKSU}$     | 1.839 |       | 2.163 |       | ns   |
| Read block select hold time   | $T_{BLKHD}$     | -0.65 |       | -0.77 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |       | 2.14  |       | 2.52  | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.02 |       | -0.03 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 |       | 0.046 |       | 0.054 |      |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507 |       | 0.597 |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 |       | 0.236 |       | 0.278 |      |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |       | 0.83  |       | 0.98  | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$    | 0.271 |       | 0.319 |       | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$    | 0.061 |       | 0.071 |       | ns   |

**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024 x 1 Mode (continued)**

| Parameter   | Symbol         | -1    |      | -Std  |      | Unit |
|---|----------------|-------|------|-------|------|------|
|   |                | Min   | Max  | Min   | Max  |      |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507 |      | 0.597 |      | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236 |      | 0.278 |      | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |       | 0.83 |       | 0.98 | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$   | 0.271 |      | 0.319 |      | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$   | 0.061 |      | 0.071 |      | ns   |
| Write clock period  | $T_{CCY}$      | 4     |      | 4     |      | ns   |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Write block setup time  | $T_{BLKCSU}$   | 0.404 |      | 0.476 |      | ns   |
| Write block hold time   | $T_{BLKCHD}$   | 0.007 |      | 0.008 |      | ns   |
| Write input data setup time   | $T_{DINCSU}$   | 0.003 |      | 0.004 |      | ns   |
| Write input data hold time  | $T_{DINCHD}$   | 0.137 |      | 0.161 |      | ns   |
| Write address setup time  | $T_{ADDRCSU}$  | 0.088 |      | 0.104 |      | ns   |
| Write address hold time   | $T_{ADDRCHD}$  | 0.247 |      | 0.29  |      | ns   |
| Write enable setup time   | $T_{WECSU}$    | 0.397 |      | 0.467 |      | ns   |
| Write enable hold time  | $T_{WECHD}$    | -0.03 |      | -0.03 |      | ns   |
| Maximum frequency   | $F_{MAX}$      |       | 250  |       | 250  | MHz  |

### 2.3.13 Programming Times

The following tables list the programming times in typical conditions when  $T_J = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.2\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 244 • JTAG Programming (Fabric Only)**

| M2S/M2GL |                  |         |        |      |
|----------|------------------|---------|--------|------|
| Device   | Image size Bytes | Program | Verify | Unit |
| 005      | 302672           | 22      | 10     | Sec  |
| 010      | 568784           | 28      | 18     | Sec  |
| 025      | 1223504          | 51      | 26     | Sec  |
| 050      | 2424832          | 66      | 54     | Sec  |
| 060      | 2418896          | 77      | 54     | Sec  |
| 090      | 3645968          | 113     | 126    | Sec  |
| 150      | 6139184          | 155     | 193    | Sec  |

## 2.3.16 SRAM PUF

For more details on static random-access memory (SRAM) physical unclonable functions (PUF) services, see [AC434: Using SRAM PUF System Service in SmartFusion2 Application Note](#).

The following table lists the SRAM PUF in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 274 • SRAM PUF**

| Service                  | PUF Off |        | PUF On |        | Unit |
|--------------------------|---------|--------|--------|--------|------|
|                          | Typ     | Max    | Typ    | Max    |      |
| Create activation code   | 709.1   | 746.4  | 754.4  | 762.5  | ms   |
| Delete activation code   | 1329.3  | 1399.3 | 1414.1 | 1429.3 | ms   |
| Create intrinsic keycode | 656.6   | 691.1  | 698.5  | 706.0  | ms   |
| Create extrinsic keycode | 656.6   | 691.1  | 698.5  | 706.0  | ms   |
| Get number of keys       | 1.3     | 1.4    | 1.4    | 1.4    | ms   |
| Export (Kc0, Kc1)        | 998.0   | 1050.5 | 1061.7 | 1073.1 | ms   |
| Export 2 keycodes        | 2020.2  | 2126.5 | 2149.2 | 2172.3 | ms   |
| Export 4 keycodes        | 3065.7  | 3227.0 | 3261.3 | 3296.4 | ms   |
| Export 8 keycodes        | 5101.0  | 5369.5 | 5426.6 | 5485.0 | ms   |
| Export 16 keycodes       | 9212.1  | 9697.0 | 9800.1 | 9905.5 | ms   |
| Import (Kc0, Kc1)        | 39.7    | 41.8   | 42.2   | 42.7   | ms   |
| Import 2 keycodes        | 50.1    | 52.7   | 53.3   | 53.9   | ms   |
| Import 4 keycodes        | 60.6    | 63.8   | 64.5   | 65.2   | ms   |
| Import 8 keycodes        | 80.9    | 85.1   | 86.1   | 87.0   | ms   |
| Import 16 keycodes       | 123.8   | 130.4  | 131.7  | 133.2  | ms   |
| Delete keycode           | 552.5   | 581.6  | 587.8  | 594.1  | ms   |
| Fetch key                | 31.4    | 33.0   | 33.4   | 33.7   | ms   |
| Fetch ecc key            | 20.0    | 21.1   | 21.3   | 21.5   | ms   |
| Get seed                 | 2.0     | 2.1    | 2.2    | 2.2    | ms   |

## 2.3.17 Non-Deterministic Random Bit Generator (NRBG) Characteristics

For more information about NRBG, see *AC407: Using NRBG Services in SmartFusion2 and IGLOO2 Devices Application Note*. The following table lists the NRBG in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 275 • Non-Deterministic Random Bit Generator (NRBG)**

| Service                                   | Timing                                 | Unit | Conditions                |                  |
|---|--|------|---------------------------|------------------|
|   |  |      | Prediction Resistance     | Additional Input |
| Instantiate                               | 85                                     | ms   | OFF                       | X                |
| Generate (after Instantiate) <sup>1</sup> | 4.5 ms + (6.25 us/byte x No. of Bytes) |      | OFF                       | 0                |
|   | 6.0 ms + (6.25 us/byte x No. of Bytes) |      | OFF                       | 64               |
|   | 7.0 ms + (6.25 us/byte x No. of Bytes) |      | OFF                       | 128              |
| Generate (after Instantiate)              | 47                                     | ms   | ON                        | X                |
| Generate (subsequent) <sup>1</sup>        | 0.5 ms + (6.25 us/byte x No. of Bytes) |      | OFF                       | 0                |
|   | 2.0 ms + (6.25 us/byte x No. of Bytes) |      | OFF                       | 64               |
|   | 3.0 ms + (6.25 us/byte x No. of Bytes) |      | OFF                       | 128              |
| Generate (subsequent)                     | 43                                     | ms   | ON                        | X                |
| Reseed                                    | 40                                     | ms   |                           |                  |
| Uninstantiate                             | 0.16                                   | ms   |                           |                  |
| Reset                                     | 0.10                                   | ms   |                           |                  |
| Self test                                 | 20                                     | ms   | First time after power-up |                  |
|   | 6                                      | ms   | Subsequent                |                  |

1. If PUF\_OFF, generate will incur additional PUF delay time for consecutive service calls.

## 2.3.18 Cryptographic Block Characteristics

For more information about cryptographic block and associated services, see *AC410: Using AES System Services in SmartFusion2 and IGLOO2 Devices Application Note* and *AC432: Using SHA-256 System Services in SmartFusion2 and IGLOO2 Devices Application Note*.

The following table lists the cryptographic block characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 276 • Cryptographic Block Characteristics**

| Service                                      | Conditions                              | Timing | Unit |
|--|---|--------|------|
| Any service                                  | First certificate check penalty at boot | 11.5   | ms   |
| AES128/256 (encoding-/decoding) <sup>1</sup> | 100 blocks up to 64k blocks             | 700    | kbps |

**Table 276 • Cryptographic Block Characteristics (continued)**

| Service                  | Conditions | Timing | Unit |
|--------------------------|------------|--------|------|
| SHA256                   | 512 bits   | 540    | kbps |
|                          | 1024 bits  | 780    | kbps |
|                          | 2048 bits  | 950    | kbps |
|                          | 24 kbits   | 1140   | kbps |
| HMAC                     | 512 bytes  | 820    | kbps |
|                          | 1024 bytes | 890    | kbps |
|                          | 2048 bytes | 930    | kbps |
|                          | 24 kbytes  | 980    | kbps |
| KeyTree                  |            | 1.8    | ms   |
| Challenge-response       | PUF = OFF  | 25     | ms   |
|                          | PUF = ON   | 7      | ms   |
| ECC point multiplication |            | 590    | ms   |
| ECC point addition       |            | 8      | ms   |

1. Using cypher block chaining (CBC) mode.

### 2.3.19 Crystal Oscillator

The following table describes the electrical characteristics of the crystal oscillator in the IGLOO2 FPGA and SmartFusion2 SoC FPGAs.

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)**

| Parameter                                   | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                                |
|---|------------|---------------------|-------|---------------------|------|--|
| Operating frequency                         | FXTAL      |                     | 20    |                     | MHz  |  |
| Accuracy                                    | ACCXTAL    |                     |       | 0.0047              | %    | 005, 010, 025, 050, 060, and 090 devices |
|   |            |                     |       | 0.0058              | %    | 150 devices                              |
| Output duty cycle                           | CYCXTAL    |                     | 49–51 | 47–53               | %    |  |
| Output period jitter (peak to peak)         | JITPERXTAL |                     | 200   | 300                 | ps   |  |
| Output cycle to cycle jitter (peak to peak) | JITCYCXTAL |                     | 200   | 300                 | ps   | 010, 025, 050, and 060 devices           |
|   |            |                     | 250   | 410                 | ps   | 150 devices                              |
|   |            |                     | 250   | 550                 | ps   | 005 and 090 devices                      |
| Operating current                           | IDYNXTAL   |                     | 1.5   |                     | mA   | 010, 050, and 060 devices                |
|   |            |                     | 1.65  |                     | mA   | 005, 025, 090, and 150 devices           |
| Input logic level high                      | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |  |
| Input logic level low                       | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |  |

## 2.3.22 JTAG

**Table 284 • JTAG 1532 for 005, 010, 025, and 050 Devices**

| Parameter                   | Symbol        | 005   |       | 010   |       | 025   |       | 050   |       | Unit |
|-----------------------------|---------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
|                             |               | -1    | -Std  | -1    | -Std  | -1    | -Std  | -1    | -Std  |      |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 7.47  | 8.79  | 7.73  | 9.09  | 7.75  | 9.12  | 7.89  | 9.28  | ns   |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 7.65  | 9     | 6.43  | 7.56  | 6.13  | 7.21  | 7.40  | 8.70  | ns   |
| Test data input setup time  | $T_{DISU}$    | -1.05 | -0.89 | -0.69 | -0.59 | -0.67 | -0.57 | -0.30 | -0.25 | ns   |
| Test data input hold time   | $T_{DIHD}$    | 2.38  | 2.8   | 2.38  | 2.8   | 2.42  | 2.85  | 2.09  | 2.45  | ns   |
| Test mode select setup time | $T_{TMSSU}$   | -0.73 | -0.62 | -1.03 | -1.21 | -1.1  | -0.94 | 0.28  | 0.33  | ns   |
| Test mode select hold time  | $T_{TMDHD}$   | 1.36  | 1.6   | 1.43  | 1.68  | 1.93  | 2.27  | 0.16  | 0.19  | ns   |
| ResetB removal time         | $T_{TRSTREM}$ | -0.77 | -0.65 | -1.08 | -0.92 | -1.33 | -1.13 | -0.45 | -0.38 | ns   |
| ResetB recovery time        | $T_{TRSTREC}$ | -0.76 | -0.65 | -1.07 | -0.91 | -1.34 | -1.14 | -0.45 | -0.38 | ns   |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25    | 21.25 | 25    | 21.25 | 25    | 21.25 | 25.00 | 21.25 | MHz  |

**Table 285 • JTAG 1532 for 060, 090, and 150 Devices**

| Parameter                   | Symbol        | 060   |       | 090   |       | 150   |       | Unit |
|-----------------------------|---------------|-------|-------|-------|-------|-------|-------|------|
|                             |               | -1    | -Std  | -1    | -Std  | -1    | -Std  |      |
| Clock to Q (data out)       | $T_{TCK2Q}$   | 8.38  | 9.86  | 8.96  | 10.54 | 8.66  | 10.19 | ns   |
| Reset to Q (data out)       | $T_{RSTB2Q}$  | 8.54  | 10.04 | 7.75  | 9.12  | 8.79  | 10.34 | ns   |
| Test data input setup time  | $T_{DISU}$    | -1.18 | -1    | -1.31 | -1.11 | -0.96 | -0.82 | ns   |
| Test data input hold time   | $T_{DIHD}$    | 2.52  | 2.97  | 2.68  | 3.15  | 2.57  | 3.02  | ns   |
| Test mode select setup time | $T_{TMSSU}$   | -0.97 | -0.83 | -1.02 | -0.87 | -0.53 | -0.45 | ns   |
| Test mode select hold time  | $T_{TMDHD}$   | 1.7   | 2     | 1.67  | 1.96  | 1.02  | 1.2   | ns   |
| ResetB removal time         | $T_{TRSTREM}$ | -1.21 | -1.03 | -0.76 | -0.65 | -1.03 | -0.88 | ns   |
| ResetB recovery time        | $T_{TRSTREC}$ | -1.21 | -1.03 | -0.77 | -0.65 | -1.03 | -0.88 | ns   |
| TCK maximum frequency       | $F_{TCKMAX}$  | 25    | 21.25 | 25    | 21.25 | 25    | 21.25 | MHz  |

## 2.3.23 System Controller SPI Characteristics

The following table lists the IGLOO2 DEVRST\_N to functional times in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 292 • DEVRST\_N to Functional Times for IGLOO2**

| Symbol           | From             | To                      | Description                                       | Maximum Power-up to Functional Time for IGLOO2 (uS) |     |     |     |     |     |     |
|------------------|------------------|-------------------------|---|---|-----|-----|-----|-----|-----|-----|
|                  |                  |                         |   | 005   | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{POR2OUT}$    | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                  | 114   | 116 | 113 | 113 | 115 | 115 | 114 |
| $T_{DEVRST2OUT}$ | DEVRST_N         | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 314   | 353 | 314 | 307 | 343 | 341 | 341 |
| $T_{DEVRST2POR}$ | DEVRST_N         | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 200   | 238 | 201 | 195 | 230 | 229 | 227 |
| $T_{DEVRST2WPU}$ | DEVRST_N         | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |
|                  | DEVRST_N         | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |
|                  | DEVRST_N         | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |

**Table 310 • SPI Characteristics for All Devices (continued)**

| Symbol   | Description  | Min                         | Typ   | Max | Unit | Conditions   |
|--|--|-----------------------------|-------|-----|------|--|
| sp2  | SPI_[0 1]_CLK minimum pulse width high   |                             |       |     |      |  |
|  | SPI_[0 1]_CLK = PCLK/2   | 6                           |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/4   | 12.05                       |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/8   | 24.1                        |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/16  | 0.05                        |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/32  | 0.095                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/64  | 0.195                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/128   | 0.385                       |       |     | µs   |  |
| sp3  | SPI_[0 1]_CLK minimum pulse width low  |                             |       |     |      |  |
|  | SPI_[0 1]_CLK = PCLK/2   | 6                           |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/4   | 12.05                       |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/8   | 24.1                        |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/16  | 0.05                        |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/32  | 0.095                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/64  | 0.195                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/128   | 0.385                       |       |     | µs   |  |
| sp4  | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>rise time (10%–90%) <sup>1</sup> |                             | 2.77  |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| sp5  | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>fall time (10%–90%) <sup>1</sup> |                             | 2.906 |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |  |                             |       |     |      |  |
| sp6m   | SPI_[0 1]_DO setup time <sup>2</sup>   | (SPI_x_CLK_period/2) – 8.0  |       |     | ns   |  |
| sp7m   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 2.5  |       |     | ns   |  |
| sp8m   | SPI_[0 1]_DI setup time <sup>2</sup>   | 12                          |       |     | ns   |  |
| sp9m   | SPI_[0 1]_DI hold time <sup>2</sup>  | 2.5                         |       |     | ns   |  |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |  |                             |       |     |      |  |
| sp6s   | SPI_[0 1]_DO setup time <sup>2</sup>   | (SPI_x_CLK_period/2) – 17.0 |       |     | ns   |  |
| sp7s   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) + 3.0  |       |     | ns   |  |
| sp8s   | SPI_[0 1]_DI setup time <sup>2</sup>   | 2                           |       |     | ns   |  |
| sp9s   | SPI_[0 1]_DI hold time <sup>2</sup>  | 7                           |       |     | ns   |  |