

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 256KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB  |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 25K Logic Modules  |
| Operating Temperature   | 0°C ~ 85°C (TJ)   |
| Package / Case          | 325-TFBGA, FCBGA  |
| Supplier Device Package | 325-FCBGA (11x11)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s025ts-1fcs325">https://www.e-xfl.com/product-detail/microchip-technology/m2s025ts-1fcs325</a> |



**Power Matters.™**

**Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

**About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

**Table 11 • SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.2\text{ V}$ ) – Typical Process**

| Symbol | Modes        | 005  | 010  | 025  | 050  | 060  | 090  | 150  | Unit | Conditions  |
|--------|--------------|------|------|------|------|------|------|------|------|---|
| IDC2   | Flash*Freeze | 1.4  | 2.6  | 3.7  | 5.1  | 5.0  | 5.1  | 8.9  | mA   | Typical<br>( $T_J = 25\text{ }^\circ\text{C}$ )     |
|        |              | 12.0 | 20.0 | 26.6 | 35.3 | 35.4 | 35.7 | 57.8 | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |              | 18.5 | 30.8 | 41.0 | 54.5 | 54.5 | 55.0 | 89.0 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |

**Table 12 • SmartFusion2 and IGLOO2 Quiescent Supply Current ( $V_{DD} = 1.26\text{ V}$ ) – Worst-Case Process**

| Symbol | Modes            | 005  | 010  | 025   | 050   | 060   | 090   | 150   | Unit | Conditions  |
|--------|------------------|------|------|-------|-------|-------|-------|-------|------|---|
| IDC1   | Non-Flash*Freeze | 43.8 | 57.0 | 84.6  | 132.3 | 161.4 | 163.0 | 242.5 | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |                  | 65.3 | 85.7 | 127.8 | 200.9 | 245.4 | 247.8 | 369.0 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |
| IDC2   | Flash*Freeze     | 29.1 | 45.6 | 51.7  | 62.7  | 69.3  | 70.0  | 84.8  | mA   | Commercial<br>( $T_J = 85\text{ }^\circ\text{C}$ )  |
|        |                  | 44.9 | 70.3 | 79.7  | 96.5  | 106.8 | 107.8 | 130.6 | mA   | Industrial<br>( $T_J = 100\text{ }^\circ\text{C}$ ) |

### 2.3.2.2 Programming Currents

The following tables represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

**Table 13 • Currents During Program Cycle,  $0\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 <sup>1</sup> | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| $V_{DD}$        | 1.26        | 46  | 53  | 55  | 58  | 30  | 42  | 52               | mA   |
| $V_{PP}$        | 3.46        | 8   | 11  | 6   | 10  | 9   | 12  | 12               | mA   |
| $V_{PPNVM}$     | 3.46        | 1   | 2   | 2   | 3   | 3   | 3   |                  | mA   |
| $V_{DDI}$       | 2.62        | 31  | 16  | 17  | 1   | 12  | 12  | 81               | mA   |
|                 | 3.46        | 62  | 31  | 36  | 1   | 12  | 17  | 84               | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19               |      |

1.  $V_{PP}$  and  $V_{PPNVM}$  are internally shorted.

**Table 14 • Currents During Verify Cycle,  $0\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 <sup>1</sup> | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|------------------|------|
| $V_{DD}$        | 1.26        | 44  | 53  | 55  | 58  | 33  | 41  | 51               | mA   |
| $V_{PP}$        | 3.46        | 6   | 5   | 3   | 15  | 8   | 11  | 12               | mA   |
| $V_{PPNVM}$     | 3.46        | 1   | 0   | 0   | 1   | 1   | 1   |                  | mA   |
| $V_{DDI}$       | 2.62        | 31  | 16  | 17  | 1   | 12  | 11  | 81               | mA   |
|                 | 3.46        | 61  | 32  | 36  | 1   | 12  | 17  | 84               | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19               |      |

1.  $V_{PP}$  and  $V_{PPNVM}$  are internally shorted.

## 2.3.5.6 Single-Ended I/O Standards

### 2.3.5.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

LVCMOS is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC (JESD 8-5). The LVCMOS standards supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs are: LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33.

### 2.3.5.6.2 3.3 V LVCMOS/LVTTL

LVCMOS 3.3 V or Low-Voltage Transistor-Transistor Logic (LVTTL) is a general standard for 3.3 V applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 29 • LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

**Table 30 • LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter                       | Symbol        | Min  | Max  | Unit |
|---------------------------------|---------------|------|------|------|
| DC input logic high             | $V_{IH}$ (DC) | 2.0  | 3.45 | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3 | 0.8  | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |      |      |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |      |      |      |

1. See Table 24, page 22.

**Table 31 • LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter                         | Symbol   | Min             | Max | Unit |
|-----------------------------------|----------|-----------------|-----|------|
| DC output logic high <sup>1</sup> | $V_{OH}$ | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low <sup>1</sup>  | $V_{OL}$ |                 | 0.4 | V    |

1. The  $V_{OH}/V_{OL}$  test points selected ensure compliance with LVCMOS 3.3 V JESD8-B requirements.

**Table 32 • LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min | Max | Unit |
|----------------------|----------|-----|-----|------|
| DC output logic high | $V_{OH}$ | 2.4 |     | V    |
| DC output logic low  | $V_{OL}$ |     | 0.4 | V    |

**Table 33 • LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)**

| Parameter                             | Symbol    | Max | Unit | Conditions                                 |
|---------------------------------------|-----------|-----|------|--|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 600 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 43 • LVCMOS 2.5 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit           |
|--|------------|-----|----------------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 1.2 | V              |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega\sigma$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF             |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF             |

**Table 44 • LVCMOS 2.5 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |   | VOH (V)         | VOL (V) | IOH (at VOH) mA | IOL (at VOL) mA |
|------------------------|----------------|---|-----------------|---------|-----------------|-----------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank (With Software Default Fixed Code) | Min             | Max     |                 |                 |
| 2 mA                   | 2 mA           | 2 mA  | $V_{DDI} - 0.4$ | 0.4     | 2               | 2               |
| 4 mA                   | 4 mA           | 4 mA  | $V_{DDI} - 0.4$ | 0.4     | 4               | 4               |
| 6 mA                   | 6 mA           | 6 mA  | $V_{DDI} - 0.4$ | 0.4     | 6               | 6               |
| 8 mA                   | 8 mA           | 8 mA  | $V_{DDI} - 0.4$ | 0.4     | 8               | 8               |
| 12 mA                  | 12 mA          | 12 mA   | $V_{DDI} - 0.4$ | 0.4     | 12              | 12              |
| 16 mA                  |                | 16 mA   | $V_{DDI} - 0.4$ | 0.4     | 16              | 16              |

**Note:** For board design considerations, output slew rates extraction, detailed output buffer resistances, and I/V Curve, use the corresponding IBIS models located at: [www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 45 • LVCMOS 2.5 V Receiver Characteristics (Input Buffers)**

|                                   | On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------------|--------------------------|----------|-------|-----------|-------|------|
|                                   |                          | -1       | -Std  | -1        | -Std  |      |
| LVCMOS 2.5 V (for DDRIO I/O bank) | None                     | 1.823    | 2.145 | 1.932     | 2.274 | ns   |
| LVCMOS 2.5 V (for MSIO I/O bank)  | None                     | 2.486    | 2.925 | 2.495     | 2.935 | ns   |
| LVCMOS 2.5 V (for MSIOD I/O bank) | None                     | 2.29     | 2.694 | 2.305     | 2.712 | ns   |

**Table 46 • LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.657    | 4.302 | 3.393    | 3.991 | 3.675    | 4.323 | 3.894      | 4.582 | 3.552      | 4.18  | ns   |
|                        | Medium       | 3.374    | 3.97  | 3.139    | 3.693 | 3.396    | 3.995 | 3.635      | 4.277 | 3.253      | 3.828 | ns   |
|                        | Medium fast  | 3.239    | 3.811 | 3.036    | 3.572 | 3.261    | 3.836 | 3.519      | 4.141 | 3.128      | 3.681 | ns   |
|                        | Fast         | 3.224    | 3.793 | 3.029    | 3.563 | 3.246    | 3.818 | 3.512      | 4.132 | 3.119      | 3.67  | ns   |

**Table 144 • LPDDR AC Differential Voltage Specifications (for DDRIO I/O Bank Only)**

| Parameter                           | Symbol     | Min                  | Max                  | Unit |
|-------------------------------------|------------|----------------------|----------------------|------|
| AC input differential voltage       | $V_{DIFF}$ | $0.6 \times V_{DDI}$ |                      | V    |
| AC differential cross point voltage | $V_x$      | $0.4 \times V_{DDI}$ | $0.6 \times V_{DDI}$ | V    |

**Table 145 • LPDDR AC Specifications (for DDRIO I/O Bank Only)**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |

**Table 146 • LPDDR AC Calibrated Impedance Option (for DDRIO I/O Bank Only)**

| Parameter                                    | Symbol    | Typ         | Unit     | Conditions                        |
|--|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)              | $R_{TT}$  | 50, 70, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 147 • LPDDR AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter  | Symbol         | Typ | Unit     |
|--|----------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$     | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5   | pF       |
| Reference resistance for data test path for LPDDR ( $T_{DP}$ )                   | $R_{TT\_TEST}$ | 50  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 5   | $\Omega$ |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .

**Table 148 • LPDDR Receiver Characteristics for DDRIO I/O Bank with Fixed Codes**

|                     |      | $T_{PY}$                    |       | Unit |
|---------------------|------|-----------------------------|-------|------|
|                     |      | On-Die Termination (ODT) -1 | -Std  |      |
| Pseudo differential | None | 1.568                       | 1.845 | ns   |
| True differential   | None | 1.588                       | 1.869 | ns   |

**Table 149 • LPDDR Reduced Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.383    | 2.804 | 2.23       | 2.623 | 2.229      | 2.622 | 2.202      | 2.591 | 2.201      | 2.59  | ns   |
| Differential | 2.396    | 2.819 | 2.764      | 3.252 | 2.764      | 3.252 | 2.255      | 2.653 | 2.255      | 2.653 | ns   |

**Table 150 • LPDDR Full Drive for DDRIO I/O Bank (Output and Tristate Buffers)**

|              | $T_{DP}$ |       | $T_{ENZL}$ |       | $T_{ENZH}$ |       | $T_{ENHZ}$ |       | $T_{ENLZ}$ |       | Unit |
|--------------|----------|-------|------------|-------|------------|-------|------------|-------|------------|-------|------|
|              | -1       | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  | -1         | -Std  |      |
| Single-ended | 2.281    | 2.683 | 2.196      | 2.584 | 2.195      | 2.583 | 2.171      | 2.555 | 2.17       | 2.554 | ns   |
| Differential | 2.298    | 2.703 | 2.288      | 2.692 | 2.288      | 2.692 | 2.593      | 3.051 | 2.593      | 3.051 | ns   |

**Minimum and Maximum DC/AC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode**

**Table 151 • LPDDR-LVCMOS 1.8 V Mode Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max  | Unit |
|----------------|-----------|-------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 1.710 | 1.8 | 1.89 | V    |

**Table 152 • LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification**

| Parameter   | Symbol        | Min                   | Max                   | Unit |
|---|---------------|-----------------------|-----------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 1.89                  | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | $0.65 \times V_{DDI}$ | 3.45                  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3                  | $0.35 \times V_{DDI}$ | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |                       |                       |      |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |                       |                       |      |

1. See Table 24, page 22.

**Table 153 • LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification**

| Parameter            | Symbol   | Min              | Max  | Unit |
|----------------------|----------|------------------|------|------|
| DC output logic high | $V_{OH}$ | $V_{DDI} - 0.45$ |      | V    |
| DC output logic low  | $V_{OL}$ |                  | 0.45 | V    |

**Table 154 • LPDDR-LVCMOS 1.8 V Minimum and Maximum AC Switching Speeds**

| Parameter                              | Symbol    | Max | Unit | Conditions   |
|--|-----------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: 17pf load, 8 ma drive and above/all slew |

**Table 155 • LPDDR-LVCMOS 1.8 V Calibrated Impedance Option**

| Parameter   | Symbol   | Typ                    | Unit     |
|---|----------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 33, 25, 20 | $\Omega$ |

**Table 162 • LVDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 163 • LVDS DC Differential Voltage Specification**

| Parameter                         | Symbol    | Min   | Typ  | Max   | Unit |
|-----------------------------------|-----------|-------|------|-------|------|
| Differential output voltage swing | $V_{OD}$  | 250   | 350  | 450   | mV   |
| Output common mode voltage        | $V_{OCM}$ | 1.125 | 1.25 | 1.375 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.05  | 1.25 | 2.35  | V    |
| Input differential voltage        | $V_{ID}$  | 100   | 350  | 600   | mV   |

**Table 164 • LVDS Minimum and Maximum AC Switching Speed**

| Parameter  | Symbol    | Max | Unit | Conditions   |
|--|-----------|-----|------|--|
| Maximum data rate (for MSIO I/O bank)                  | $D_{MAX}$ | 535 | Mbps | AC loading: 12 pF / 100 $\Omega$ differential load |
| Maximum data rate (for MSIOD I/O bank) no pre-emphasis | $D_{MAX}$ | 620 | Mbps | AC loading: 10 pF / 100 $\Omega$ differential load |
|  |           | 700 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load  |

**Table 165 • LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Max | Unit     |
|------------------------|--------|-----|-----|----------|
| Termination resistance | $R_T$  | 100 |     | $\Omega$ |

**Table 166 • LVDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**LVDS25 AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 167 • LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.774    | 3.263 | ns   |
| 100                      | 2.775    | 3.264 | ns   |



### 2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 173 • B-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 174 • B-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.

**Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 176 • B-LVDS DC Differential Voltage Specification**

| Parameter  | Symbol    | Min  | Max       | Unit |
|--|-----------|------|-----------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 65   | 460       | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 1.1  | 1.5       | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.05 | 2.4       | V    |
| Input differential voltage                                 | $V_{ID}$  | 0.1  | $V_{DDI}$ | V    |

**Table 177 • B-LVDS Minimum and Maximum AC Switching Speed**

| Parameter                             | Symbol    | Max | Unit | Conditions  |
|---------------------------------------|-----------|-----|------|---|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |

**Table 178 • B-LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 27  | $\Omega$ |

**Table 179 • B-LVDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**Table 198 • Mini-LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 100 | $\Omega$ |

**Table 199 • Mini-LVDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 200 • Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.855    | 3.359 | ns   |
| 100                      | 2.85     | 3.353 | ns   |
| None                     | 2.602    | 3.061 | ns   |
| 100                      | 2.597    | 3.055 | ns   |

**Table 201 • Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |      | $T_{LZ}$ |       | Unit |
|----------|-------|----------|-------|----------|-------|----------|------|----------|-------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std | -1       | -Std  |      |
| 2.097    | 2.467 | 2.308    | 2.715 | 2.296    | 2.701 | 1.964    | 2.31 | 1.949    | 2.293 | ns   |

**Table 202 • Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

|                  | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|------------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|                  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| No pre-emphasis  | 1.614    | 1.899 | 1.562    | 1.837 | 1.553    | 1.826 | 1.593    | 1.874 | 1.578    | 1.856 | ns   |
| Min pre-emphasis | 1.604    | 1.887 | 1.745    | 2.053 | 1.731    | 2.036 | 1.892    | 2.225 | 1.861    | 2.189 | ns   |
| Med pre-emphasis | 1.521    | 1.79  | 1.753    | 2.062 | 1.737    | 2.043 | 1.9      | 2.235 | 1.868    | 2.197 | ns   |
| Max pre-emphasis | 1.492    | 1.754 | 1.762    | 2.073 | 1.745    | 2.052 | 1.91     | 2.247 | 1.876    | 2.206 | ns   |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .

**Table 210 • RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.855    | 3.359 | ns   |
| 100                      | 2.85     | 3.353 | ns   |

**Table 211 • RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.602    | 3.061 | ns   |
| 100                      | 2.597    | 3.055 | ns   |

**Table 212 • RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |      | Unit |
|----------|-------|----------|-------|----------|-------|----------|-------|----------|------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std |      |
| 2.097    | 2.467 | 2.303    | 2.709 | 2.291    | 2.695 | 1.961    | 2.307 | 1.947    | 2.29 | ns   |

**Table 213 • RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)**

|                  | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|------------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|                  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| No pre-emphasis  | 1.614    | 1.899 | 1.559    | 1.834 | 1.55     | 1.823 | 1.59     | 1.87  | 1.575    | 1.852 | ns   |
| Min pre-emphasis | 1.604    | 1.887 | 1.742    | 2.05  | 1.728    | 2.032 | 1.889    | 2.222 | 1.858    | 2.185 | ns   |
| Med pre-emphasis | 1.521    | 1.79  | 1.753    | 2.062 | 1.737    | 2.043 | 1.9      | 2.235 | 1.868    | 2.197 | ns   |
| Max pre-emphasis | 1.492    | 1.754 | 1.762    | 2.073 | 1.745    | 2.052 | 1.91     | 2.247 | 1.876    | 2.206 | ns   |

**2.3.7.6 LVPECL**

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

**Minimum and Maximum Input and Output Levels (Applicable to MSIO I/O Bank Only)**

**Table 214 • LVPECL Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

**Table 222 • Output DDR Propagation Delays (continued)**


| Symbol           | Description  | Measuring Nodes (from, to) | -1    | -Std  | Unit |
|------------------|--|----------------------------|-------|-------|------|
| $T_{DDROWAL}$    | Asynchronous load minimum pulse width for output DDR | C, C                       | 0.304 | 0.357 | ns   |
| $T_{DDROCKMPWH}$ | Clock minimum pulse width high for the output DDR    | E, E                       | 0.075 | 0.088 | ns   |
| $T_{DDROCKMPWL}$ | Clock minimum pulse width low for the output DDR     | E, E                       | 0.159 | 0.187 | ns   |

## 2.3.10 Logic Element Specifications

### 2.3.10.1 4-input LUT (LUT-4)

The IGLOO2 and SmartFusion2 SoC FPGAs offer a fully permutable 4-input LUT. In this section, timing characteristics are presented for a sample of the library. For more details, see [SmartFusion2 and IGLOO2 Macro Library Guide](#).

**Figure 14 • LUT-4**



### 2.3.10.2 Timing Characteristics

The following table lists the combinatorial cell propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 223 • Combinatorial Cell Propagation Delays**

| Combinatorial Cell | Equation                        | Symbol   | -1    | -Std  | Unit |
|--------------------|---------------------------------|----------|-------|-------|------|
| INV                | $Y = !A$                        | $T_{PD}$ | 0.1   | 0.118 | ns   |
| AND2               | $Y = A \cdot B$                 | $T_{PD}$ | 0.164 | 0.193 | ns   |
| NAND2              | $Y = !(A \cdot B)$              | $T_{PD}$ | 0.147 | 0.173 | ns   |
| OR2                | $Y = A + B$                     | $T_{PD}$ | 0.164 | 0.193 | ns   |
| NOR2               | $Y = !(A + B)$                  | $T_{PD}$ | 0.147 | 0.173 | ns   |
| XOR2               | $Y = A \oplus B$                | $T_{PD}$ | 0.164 | 0.193 | ns   |
| XOR3               | $Y = A \oplus B \oplus C$       | $T_{PD}$ | 0.225 | 0.265 | ns   |
| AND3               | $Y = A \cdot B \cdot C$         | $T_{PD}$ | 0.209 | 0.246 | ns   |
| AND4               | $Y = A \cdot B \cdot C \cdot D$ | $T_{PD}$ | 0.287 | 0.338 | ns   |

### 2.3.10.3 Sequential Module

IGLOO2 and SmartFusion2 SoC FPGAs offer a separate flip-flop which can be used independently from the LUT. The flip-flop can be configured as a register or a latch and has a data input and optional enable, synchronous load (clear or preset), and asynchronous load (clear or preset).

**Figure 15 • Sequential Module**



**Table 231 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 1K x 18 (continued)**

| Parameter  | Symbol                | -1     |       | -Std   |       | Unit |
|--|-----------------------|--------|-------|--------|-------|------|
|  |                       | Min    | Max   | Min    | Max   |      |
| Block select hold time   | T <sub>BLKHD</sub>    | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>    |        | 1.529 |        | 1.799 | ns   |
| Block select minimum pulse width                                       | T <sub>BLKMPW</sub>   | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time   | T <sub>RDESU</sub>    | 0.449  |       | 0.528  |       | ns   |
| Read enable hold time  | T <sub>RDEHD</sub>    | 0.167  |       | 0.197  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | T <sub>RDPLESU</sub>  | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | T <sub>RDPLEHD</sub>  | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | T <sub>R2Q</sub>      | –      | 1.506 | –      | 1.772 | ns   |
| Asynchronous reset removal time  | T <sub>RSTREM</sub>   | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | T <sub>RSTREC</sub>   | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | T <sub>RSTMPW</sub>   | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | T <sub>PLRSTREM</sub> | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | T <sub>PLRSTREC</sub> | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | T <sub>PLRSTMPW</sub> | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time   | T <sub>SRSTSU</sub>   | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time  | T <sub>SRSTHD</sub>   | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time  | T <sub>WESU</sub>     | 0.39   |       | 0.458  |       | ns   |
| Write enable hold time   | T <sub>WEHD</sub>     | 0.242  |       | 0.285  |       | ns   |
| Maximum frequency  | F <sub>MAX</sub>      |        | 400   |        | 340   | MHz  |

The following table lists the RAM1K18 – dual-port mode for depth x width configuration 2K x 9 in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 232 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 2K x 9**

| Parameter                                  | Symbol                 | -1    |       | -Std  |       | Unit |
|--|------------------------|-------|-------|-------|-------|------|
|  |                        | Min   | Max   | Min   | Max   |      |
| Clock period                               | T <sub>CY</sub>        | 2.5   |       | 2.941 |       | ns   |
| Clock minimum pulse width high             | T <sub>CLKMPWH</sub>   | 1.125 |       | 1.323 |       | ns   |
| Clock minimum pulse width low              | T <sub>CLKMPWL</sub>   | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock period                     | T <sub>PLCY</sub>      | 2.5   |       | 2.941 |       | ns   |
| Pipelined clock minimum pulse width high   | T <sub>PLCLKMPWH</sub> | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock minimum pulse width low    | T <sub>PLCLKMPWL</sub> | 1.125 |       | 1.323 |       | ns   |
| Read access time with pipeline register    |                        |       | 0.334 |       | 0.393 | ns   |
| Read access time without pipeline register | T <sub>CLK2Q</sub>     |       | 2.273 |       | 2.674 | ns   |
| Access time with feed-through write timing |                        |       | 1.529 |       | 1.799 | ns   |

**Table 237 •  $\mu$ SRAM (RAM64x18) in 64 × 18 Mode (continued)**

| Parameter                | Symbol        | -1     |     | -Std  |     | Unit |
|--------------------------|---------------|--------|-----|-------|-----|------|
|                          |               | Min    | Max | Min   | Max |      |
| Write address setup time | $T_{ADDRCSU}$ | 0.088  |     | 0.104 |     | ns   |
| Write address hold time  | $T_{ADDRCHD}$ | 0.128  |     | 0.15  |     | ns   |
| Write enable setup time  | $T_{WECSU}$   | 0.397  |     | 0.467 |     | ns   |
| Write enable hold time   | $T_{WECHD}$   | -0.026 |     | -0.03 |     | ns   |
| Maximum frequency        | $F_{MAX}$     |        | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 64 × 16 mode in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 238 •  $\mu$ SRAM (RAM64x16) in 64 × 16 Mode**

| Parameter   | Symbol          | -1     |        | -Std   |        | Unit  |
|---|-----------------|--------|--------|--------|--------|-------|
|   |                 | Min    | Max    | Min    | Max    |       |
| Read clock period   | $T_{CY}$        | 4      |        | 4      |        | ns    |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8    |        | 1.8    |        | ns    |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8    |        | 1.8    |        | ns    |
| Read pipeline clock period  | $T_{PLCY}$      | 4      |        | 4      |        | ns    |
| Read pipeline clock minimum pulse width high  | $T_{PLCLKMPWH}$ | 1.8    |        | 1.8    |        | ns    |
| Read pipeline clock minimum pulse width low   | $T_{PLCLKMPWL}$ | 1.8    |        | 1.8    |        | ns    |
| Read access time with pipeline register   | $T_{CLK2Q}$     |        | 0.266  |        | 0.313  | ns    |
| Read access time without pipeline register  |                 |        |        | 1.677  |        | 1.973 |
| Read address setup time in synchronous mode   | $T_{ADDRSU}$    | 0.301  |        | 0.354  |        | ns    |
| Read address setup time in asynchronous mode  |                 |        | 1.856  |        | 2.184  |       |
| Read address hold time in synchronous mode  | $T_{ADDRHD}$    | 0.091  |        | 0.107  |        | ns    |
| Read address hold time in asynchronous mode   |                 |        | -0.778 |        | -0.915 |       |
| Read enable setup time  | $T_{RDENSU}$    | 0.278  |        | 0.327  |        | ns    |
| Read enable hold time   | $T_{RDENHD}$    | 0.057  |        | 0.067  |        | ns    |
| Read block select setup time  | $T_{BLKSU}$     | 1.839  |        | 2.163  |        | ns    |
| Read block select hold time   | $T_{BLKHD}$     | -0.65  |        | -0.765 |        | ns    |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |        | 2.036  |        | 2.396  | ns    |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.023 |        | -0.027 |        | ns    |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 |        | 0.046  |        | 0.054  |       |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507  |        | 0.597  |        | ns    |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 |        | 0.236  |        | 0.278  |       |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |        | 0.835  |        | 0.983  | ns    |
| Read synchronous reset setup time   | $T_{SRSTSU}$    | 0.271  |        | 0.319  |        | ns    |

**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 x 8 Mode (continued)**

| Parameter   | Symbol         | -1     |       | -Std   |       | Unit |
|---|----------------|--------|-------|--------|-------|------|
|   |                | Min    | Max   | Min    | Max   |      |
| Read address hold time in synchronous mode  | $T_{ADDRHD}$   | 0.091  |       | 0.107  |       | ns   |
| Read address hold time in asynchronous mode   |                | -0.778 |       | -0.915 |       | ns   |
| Read enable setup time  | $T_{RDENSU}$   | 0.278  |       | 0.327  |       | ns   |
| Read enable hold time   | $T_{RDENHD}$   | 0.057  |       | 0.067  |       | ns   |
| Read block select setup time  | $T_{BLKSU}$    | 1.839  |       | 2.163  |       | ns   |
| Read block select hold time   | $T_{BLKHD}$    | -0.65  |       | -0.765 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$    |        | 2.036 |        | 2.396 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$   | -0.023 |       | -0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period  | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time  | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time   | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time   | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time  | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time  | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time   | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time   | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time  | $T_{WECHD}$    | -0.026 |       | -0.03  |       | ns   |
| Maximum frequency   | $F_{MAX}$      |        | 250   |        | 250   | MHz  |



**Table 242 •  $\mu$ SRAM (RAM512x2) in 512 x 2 Mode (continued)**

| Parameter                            | Symbol         | -1    |     | -Std  |     | Unit |
|--------------------------------------|----------------|-------|-----|-------|-----|------|
|                                      |                | Min   | Max | Min   | Max |      |
| Write clock period                   | $T_{CCY}$      | 4     |     | 4     |     | ns   |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8   |     | 1.8   |     | ns   |
| Write clock minimum pulse width low  | $T_{CCLKMPWL}$ | 1.8   |     | 1.8   |     | ns   |
| Write block setup time               | $T_{BLKCSU}$   | 0.404 |     | 0.476 |     | ns   |
| Write block hold time                | $T_{BLKCHD}$   | 0.007 |     | 0.008 |     | ns   |
| Write input data setup time          | $T_{DINCSU}$   | 0.101 |     | 0.118 |     | ns   |
| Write input data hold time           | $T_{DINCHD}$   | 0.137 |     | 0.161 |     | ns   |
| Write address setup time             | $T_{ADDRCSU}$  | 0.088 |     | 0.104 |     | ns   |
| Write address hold time              | $T_{ADDRCHD}$  | 0.247 |     | 0.29  |     | ns   |
| Write enable setup time              | $T_{WECSU}$    | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time               | $T_{WECHD}$    | -0.03 |     | -0.03 |     | ns   |
| Maximum frequency                    | $F_{MAX}$      |       | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 1024 x 1 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024 x 1 Mode**

| Parameter   | Symbol          | -1    |       | -Std  |       | Unit |
|---|-----------------|-------|-------|-------|-------|------|
|   |                 | Min   | Max   | Min   | Max   |      |
| Read clock period   | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period  | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high                                | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low                                 | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register                                     | $T_{CLK2Q}$     |       | 0.27  |       | 0.31  | ns   |
| Read access time without pipeline register                                  |                 |       |       | 1.78  |       | 2.1  |
| Read address setup time in synchronous mode                                 | $T_{ADDRSU}$    | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode                                |                 |       | 1.978 |       | 2.327 |      |
| Read address hold time in synchronous mode                                  | $T_{ADDRHD}$    | 0.137 |       | 0.161 |       | ns   |
| Read address hold time in asynchronous mode                                 |                 |       | -0.6  |       | -0.71 |      |
| Read enable setup time  | $T_{RDENSU}$    | 0.278 |       | 0.327 |       | ns   |
| Read enable hold time   | $T_{RDENHD}$    | 0.057 |       | 0.067 |       | ns   |
| Read block select setup time  | $T_{BLKSU}$     | 1.839 |       | 2.163 |       | ns   |
| Read block select hold time   | $T_{BLKHHD}$    | -0.65 |       | -0.77 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |       | 2.16  |       | 2.54  | ns   |
| Read asynchronous reset removal time (pipelined clock)                      | $T_{RSTREM}$    | -0.02 |       | -0.03 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                  |                 |       | 0.046 |       | 0.054 |      |

The following table lists the programming times in worst-case conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 256 • JTAG Programming (Fabric Only)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 302672     | 44      | 10     | Sec  |
| 010             | 568784     | 50      | 18     | Sec  |
| 025             | 1223504    | 73      | 26     | Sec  |
| 050             | 2424832    | 88      | 54     | Sec  |
| 060             | 2418896    | 99      | 54     | Sec  |
| 090             | 3645968    | 135     | 126    | Sec  |
| 150             | 6139184    | 177     | 193    | Sec  |

**Table 257 • JTAG Programming (eNVM Only)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 137536     | 61      | 4      | Sec  |
| 010             | 274816     | 100     | 9      | Sec  |
| 025             | 274816     | 100     | 9      | Sec  |
| 050             | 2,78,528   | 106     | 8      | Sec  |
| 060             | 268480     | 98      | 8      | Sec  |
| 090             | 544496     | 176     | 15     | Sec  |
| 150             | 544496     | 177     | 15     | Sec  |

**Table 258 • JTAG Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size |         | Verify | Unit |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program |        |      |
| 005             | 439296     | 71      | 11     | Sec  |
| 010             | 842688     | 129     | 20     | Sec  |
| 025             | 1497408    | 142     | 35     | Sec  |
| 050             | 2695168    | 184     | 59     | Sec  |
| 060             | 2686464    | 180     | 70     | Sec  |
| 090             | 4190208    | 288     | 147    | Sec  |
| 150             | 6682768    | 338     | 231    | Sec  |

## 2.3.20 On-Chip Oscillator

The following tables describe the electrical characteristics of the available on-chip oscillators in the IGLOO2 FPGAs and SmartFusion2 SoC FPGAs.

**Table 280 • Electrical Characteristics of the 50 MHz RC Oscillator**

| Parameter                    | Symbol   | Typ                   | Max       | Unit | Condition                      |
|------------------------------|----------|-----------------------|-----------|------|--------------------------------|
| Operating frequency          | F50RC    | 50                    |           | MHz  |                                |
| Accuracy                     | ACC50RC  | 1                     | 4         | %    | 050 devices                    |
|                              |          | 1                     | 5         | %    | 005, 025, and 060 devices      |
|                              |          | 1                     | 6.3       | %    | 090 devices                    |
|                              |          | 1                     | 7.1       | %    | 010 and 150 devices            |
| Output duty cycle            | CYC50RC  | 49–51                 | 46.5–53.5 | %    |                                |
| Output jitter (peak to peak) | JIT50RC  | Period Jitter         |           |      |                                |
|                              |          | 200                   | 300       | ps   | 005, 010, 050, and 060 devices |
|                              |          | 200                   | 400       | ps   | 150 devices                    |
|                              |          | 300                   | 500       | ps   | 025 and 090 devices            |
|                              |          | Cycle-to-Cycle Jitter |           |      |                                |
|                              |          | 200                   | 300       | ps   | 005 and 050 devices            |
|                              |          | 320                   | 420       | ps   | 010, 060, and 150 devices      |
|                              |          | 320                   | 850       | ps   | 025 and 090 devices            |
| Operating current            | IDYN50RC | 6.5                   |           | mA   |                                |

**Table 281 • Electrical Characteristics of the 1 MHz RC Oscillator**

| Parameter                    | Symbol  | Typ                   | Max       | Unit | Condition                               |
|------------------------------|---------|-----------------------|-----------|------|---|
| Operating frequency          | F1RC    | 1                     |           | MHz  |   |
| Accuracy                     | ACC1RC  | 1                     | 3         | %    | 005, 010, 025, and 050 devices          |
|                              |         | 1                     | 4.5       | %    | 060, and 150 devices                    |
|                              |         | 1                     | 5.6       | %    | 090 devices                             |
| Output duty cycle            | CYC1RC  | 49–51                 | 46.5–53.5 | %    | 005, 010, 025, 050, 090 and 150 devices |
|                              |         | 49–51                 | 46.0–54.0 | %    | 060 devices                             |
| Output jitter (peak to peak) | JIT1RC  | Period Jitter         |           |      |   |
|                              |         | 10                    | 20        | ns   | 005, 010, 025, and 050 devices          |
|                              |         | 10                    | 28        | ns   | 060, 090 and 150 devices                |
|                              |         | Cycle-to-Cycle Jitter |           |      |   |
|                              |         | 10                    | 20        | ns   | 005, 010, and 050 devices               |
|                              |         | 10                    | 35        | ns   | 025, 060, and 150 devices               |
|                              |         | 10                    | 45        | ns   | 090 devices                             |
| Operating current            | IDYN1RC | 0.1                   |           | mA   |   |
| Startup time                 | SU1RC   | 17                    |           | μs   | 050, 090, and 150 devices               |
|                              |         | 18                    |           | μs   | 005, 010, and 025 devices               |

The following table lists the system controller characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 286 • System Controller SPI Characteristics for All Devices**

| Symbol           | Description   | Conditions  | Min | Typ   | Unit |
|------------------|---|---|-----|-------|------|
| sp1              | SC_SPI_SCK minimum period                               |   | 20  |       | ns   |
| sp2              | SC_SPI_SCK minimum pulse width high                     |   | 10  |       | ns   |
| sp3              | SC_SPI_SCK minimum pulse width low                      |   | 10  |       | ns   |
| sp4 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS rise time (10%–90%) 1 | I/O configuration: LVTTTL 3.3 V–20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage, 25 °C |     | 1.239 | ns   |
| sp5 <sup>1</sup> | SC_SPI_SCK, SC_SPI_SDO, SC_SPI_SS fall time (10%–90%) 1 | I/O configuration: LVTTTL 3.3 V–20 mA<br>AC loading: 35 pF<br>Test conditions: Typical voltage, 25 °C |     | 1.245 | ns   |
| sp6              | Data from master (SC_SPI_SDO) setup time                |   | 160 |       | ns   |
| sp7              | Data from master (SC_SPI_SDO) hold time                 |   | 160 |       | ns   |
| sp8              | SC_SPI_SDI setup time                                   |   | 20  |       | ns   |
| sp9              | SC_SPI_SDI hold time                                    |   | 20  |       | ns   |

- For specific Rise/Fall Times, board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>. Use the supported I/O Configurations for the System Controller SPI in the following table.

**Table 287 • Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)**

| Voltage Supply | I/O Drive Configuration | Unit |
|----------------|-------------------------|------|
| 3.3 V          | 20                      | mA   |
| 2.5 V          | 16                      | mA   |
| 1.8 V          | 12                      | mA   |
| 1.5 V          | 8                       | mA   |
| 1.2 V          | 4                       | mA   |

### 2.3.31.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_x\_CLK. For timing parameter definitions, see [Figure 22](#), page 128.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 305 • SPI Characteristics for All Devices**

| Symbol  | Description  | Min   | Typ  | Max | Unit          | Conditions  |
|---------|--|-------|------|-----|---------------|---|
| SPIFMAX | Maximum operating frequency of SPI interface                               |       |      | 20  | MHz           |   |
| sp1     | SPI_[0 1]_CLK minimum period   |       |      |     |               |   |
|         | SPI_[0 1]_CLK = PCLK/2   | 12    |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/4   | 24.1  |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/8   | 48.2  |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/16  | 0.1   |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/32  | 0.19  |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/64  | 0.39  |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/128   | 0.77  |      |     | $\mu\text{s}$ |   |
| sp2     | SPI_[0 1]_CLK minimum pulse width high                                     |       |      |     |               |   |
|         | SPI_[0 1]_CLK = PCLK/2   | 6     |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/4   | 12.05 |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/8   | 24.1  |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/16  | 0.05  |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/32  | 0.095 |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/64  | 0.195 |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/128   | 0.385 |      |     | $\mu\text{s}$ |   |
| sp3     | SPI_[0 1]_CLK minimum pulse width low                                      |       |      |     |               |   |
|         | SPI_[0 1]_CLK = PCLK/2   | 6     |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/4   | 12.05 |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/8   | 24.1  |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/16  | 0.05  |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/32  | 0.095 |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/64  | 0.195 |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/128   | 0.385 |      |     | $\mu\text{s}$ |   |
| sp4     | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%–90%) <sup>1</sup> |       | 2.77 |     | ns            | I/O Configuration:<br>LVCMOS 2.5 V–<br>8 mA<br>AC loading: 35 pF<br>Test conditions:<br>Typical voltage,<br>25 °C |