

Welcome to [E-XFL.COM](#)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 256KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I²C, SPI, UART/USART, USB   |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 50K Logic Modules  |
| Operating Temperature   | 0°C ~ 85°C (TJ)   |
| Package / Case          | 325-TFBGA, FCBGA  |
| Supplier Device Package | 325-FCBGA (11x11)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s050t-1fcs325">https://www.e-xfl.com/product-detail/microchip-technology/m2s050t-1fcs325</a> |



Power Matters.<sup>™</sup>

**Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113  
Outside the USA: +1 (949) 380-6100  
Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)  
[www.microsemi.com](http://www.microsemi.com)

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

**About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- Updated [Table 24](#), page 22 with minimum and maximum values for input current low and high (SAR 73114 and 80314).
- Added [Non-Deterministic Random Bit Generator \(NRBG\) Characteristics](#), page 106 (SAR 73114 and 79517).
- Added 060 device in [Table 282](#), page 110 (SAR 79860).
- Added [DEVRST\\_N to Functional Times](#), page 116 (SAR 73114).
- Added [Cryptographic Block Characteristics](#), page 106 (SAR 73114 and 79516).
- Update [Table 296](#), page 121 with VTX-AMP details (SAR 81756).
- Update note in [Table 297](#), page 122 (SAR 74570 and 80677).
- Update [Table 298](#), page 122 with generic EPICS details (SAR 75307).
- Added [Table 308](#), page 129 (SAR 50424).

## 1.2 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- The Surge Current on VDD during DEVRST\_B Assertion and Surge Current on VDD during Digest Check using System Services tables were deleted and added reference to [AC393: Board Design Guidelines for SmartFusion2 SoC and IGLOO2 FPGAs Application Note](#). (SAR 76865 and 76623).
- Added 060 device in [Table 4](#), page 6 (SAR 76383).
- Updated [Table 24](#), page 22 for ramp time input (SAR 72103).
- Added 060 device details in [Table 284](#), page 112 (SAR 74927).
- Updated [Table 290](#), page 116 for name change (SAR 74925).
- Updated [Table 283](#), page 111 for 060 FG676 Package details (SAR 78849).
- Updated [Table 305](#), page 126 for SmartFusion2 and [Table 310](#), page 129 for IGLOO2 for SPI timing and Fmax (SAR 56645, 75331).
- Updated [Table 293](#), page 119 for Flash\*Freeze entry and exit times (SAR 75329, 75330).
- Updated [Table 297](#), page 122 for RX-CID information (SAR 78271).
- Added [Table 8](#), page 8 and [Figure 1](#), page 9 (SAR 78932).
- Updated [Table 223](#), page 76 for timing characteristics and [Table 224](#), page 77 (SAR 75998).
- Added [SRAM PUF](#), page 105 (SAR 64406).
- Added a footnote on digest cycle in [Table 5](#), page 7 (SAR 79812).

## 1.3 Revision 9.0


The following is a summary of the changes in revision 9.0 of this document.

- Added a note in [Table 5](#), page 7 (SAR 71506).
- Added a note in [Table 6](#), page 8 (SAR 74616).
- Added a note in [Figure 3](#), page 17 (SAR 71506).
- Updated Quiescent Supply Current for 060 in [Table 11](#), page 12 and [Table 12](#), page 13 (SAR 74483).
- Updated programming currents for 060 in [Table 13](#), page 13, [Table 14](#), page 13, and [Table 15](#), page 14.
- Added DEVRST\_B assertion tables (SAR 74708).
- Updated I/O speeds for LVDS 3.3 V in [Table 18](#), page 19 and [Table 21](#), page 20 (SAR 69829).
- Updated [Table 24](#), page 22 (SAR 69418).
- Updated [Table 25](#), page 22, [Table 26](#), page 23, [Table 27](#), page 23 (SAR 74570).
- Updated all AC/DC table to link to the [Input Capacitance, Leakage Current, and Ramp Time](#), page 22 for reference (SAR 69418).

### 2.3.5.2 Output Buffer and AC Loading

The following figure shows the output buffer and AC loading.

**Figure 4 • Output Buffer AC Loading**



### 2.3.5.7 2.5 V LVC MOS

LVC MOS 2.5 V is a general standard for 2.5 V applications and is supported in IGLOO2 FPGA and SmartFusion2 SoC FPGAs that are in compliance with the JEDEC specification JESD8-5A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 38 • LVC MOS 2.5 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 39 • LVC MOS 2.5 V DC Input Voltage Specification**

| Parameter   | Symbol        | Min  | Max   | Unit |
|---|---------------|------|-------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | 1.7  | 2.625 | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | 1.7  | 3.45  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3 | 0.7   | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |      |       |      |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |      |       |      |

1. See [Table 24](#), page 22.

**Table 40 • LVC MOS 2.5 V DC Output Voltage Specification**

| Parameter            | Symbol                | Min             | Max | Unit |
|----------------------|-----------------------|-----------------|-----|------|
| DC output logic high | $V_{OH}$ <sup>1</sup> | $V_{DDI} - 0.4$ | -   | V    |
| DC output logic low  | $V_{OL}$ <sup>2</sup> |                 | 0.4 | V    |

1. The VOH/VOL test points selected ensure compliance with LVC MOS 2.5 V JEDEC8-5A requirements.

**Table 41 • LVC MOS 2.5 V AC Minimum and Maximum Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions                                 |
|--|-----------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 410 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 420 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 42 • LVC MOS 2.5 V AC Calibrated Impedance Option**

| Parameter   | Symbol         | Typ                    | Unit     |
|---|----------------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{odt\_cal}$ | 75, 60, 50, 33, 25, 20 | $\Omega$ |

**Table 48 • LVC MOS 2.5 V Transmitter Characteristics for MSIOD Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 2.206           | 2.596 | 2.678           | 3.15  | 2.64            | 3.106 | 4.935                        | 5.805 | 4.74                         | 5.576 | ns   |
| 4 mA                   | Slow         | 1.835           | 2.159 | 2.242           | 2.637 | 2.256           | 2.654 | 5.413                        | 6.368 | 5.15                         | 6.059 | ns   |
| 6 mA                   | Slow         | 1.709           | 2.01  | 2.132           | 2.508 | 2.167           | 2.549 | 5.813                        | 6.838 | 5.499                        | 6.469 | ns   |
| 8 mA                   | Slow         | 1.63            | 1.918 | 1.958           | 2.303 | 2.012           | 2.367 | 6.226                        | 7.324 | 5.816                        | 6.842 | ns   |
| 12 mA                  | Slow         | 1.648           | 1.939 | 1.86            | 2.187 | 1.921           | 2.259 | 6.519                        | 7.669 | 6.027                        | 7.09  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.8 1.8 V LVC MOS

LVC MOS 1.8 is a general standard for 1.8 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-7A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 49 • LVC MOS 1.8 V DC Recommended Operating Conditions**

| Parameter  | Symbol           | Min   | Typ | Max  | Unit |
|--|------------------|-------|-----|------|------|
| <b>LVC MOS 1.8 V DC Recommended Operating Conditions</b> |                  |       |     |      |      |
| Supply voltage   | V <sub>DDI</sub> | 1.710 | 1.8 | 1.89 | V    |

**Table 50 • LVC MOS 1.8 V DC Input Voltage Specification**

| Parameter   | Symbol               | Min                     | Max                     | Unit |
|---|----------------------|-------------------------|-------------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.89                    | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         | -    |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         | -    |

1. See Table 24, page 22.

**Table 51 • LVC MOS 1.8 V DC Output Voltage Specification**

| Parameter            | Symbol          | Min                     | Max  | Unit |
|----------------------|-----------------|-------------------------|------|------|
| DC output logic high | V <sub>OH</sub> | V <sub>DDI</sub> - 0.45 |      | V    |
| DC output logic low  | V <sub>OL</sub> |                         | 0.45 | V    |

**Table 52 • LVC MOS 1.8 V Minimum and Maximum AC Switching Speed**

| Parameter   | Symbol           | Max | Unit | Conditions                                 |
|---|------------------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) <sup>1</sup> | D <sub>MAX</sub> | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)               | D <sub>MAX</sub> | 295 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) <sup>1</sup> | D <sub>MAX</sub> | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |

1. Maximum Data Rate applies for Drive Strength 8 mA and above, All Slews.

**Table 72 • LVC MOS 1.5 V Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |          |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|----------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | Unit     |
| 2 mA                   | Slow         | 2.735           | 3.218 | 3.371           | 3.966 | 3.618           | 4.257 | 6.03                         | 7.095 | 5.705                        | 6.712 ns |
| 4 mA                   | Slow         | 2.426           | 2.854 | 2.992           | 3.521 | 3.221           | 3.79  | 6.738                        | 7.927 | 6.298                        | 7.41 ns  |
| 6 mA                   | Slow         | 2.433           | 2.862 | 2.81            | 3.306 | 3.031           | 3.566 | 7.123                        | 8.38  | 6.596                        | 7.76 ns  |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

### 2.3.5.10 1.2 V LVC MOS

LVC MOS 1.2 is a general standard for 1.2 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-12A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 73 • LVC MOS 1.2 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max  | Unit |
|----------------|------------------|-------|-----|------|------|
| Supply voltage | V <sub>DDI</sub> | 1.140 | 1.2 | 1.26 | V    |

**Table 74 • LVC MOS 1.2 V DC Input Voltage Specification**

| Parameter   | Symbol               | Min                     | Max                     | Unit |
|---|----------------------|-------------------------|-------------------------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.26                    | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         |      |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         |      |

1. See Table 24, page 22.

**Table 75 • LVC MOS 1.2 V DC Output Voltage Specification**

| Parameter            | Symbol          | Min                     | Max                     | Unit |
|----------------------|-----------------|-------------------------|-------------------------|------|
| DC output logic high | V <sub>OH</sub> | V <sub>DDI</sub> × 0.75 |                         | V    |
| DC output logic low  | V <sub>OL</sub> |                         | V <sub>DDI</sub> × 0.25 | V    |

**Table 76 • LVC MOS 1.2 V Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol           | Max | Unit | Conditions                                 |
|--|------------------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | D <sub>MAX</sub> | 200 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | D <sub>MAX</sub> | 120 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | D <sub>MAX</sub> | 160 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 95 • HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only**

| Parameter   | Symbol               | Min             | Max | Unit |
|---|----------------------|-----------------|-----|------|
| <b>HSTL Class I</b>   |                      |                 |     |      |
| DC output logic high  | $V_{OH}$             | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low   | $V_{OL}$             |                 | 0.4 | V    |
| Output minimum source DC current (MSIO and DDRIO I/O banks) | $I_{OH}$ at $V_{OH}$ | -8.0            |     | mA   |
| Output minimum sink current (MSIO and DDRIO I/O banks)      | $I_{OL}$ at $V_{OL}$ | 8.0             |     | mA   |
| <b>HSTL Class II</b>  |                      |                 |     |      |
| DC output logic high  | $V_{OH}$             | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low   | $V_{OL}$             |                 | 0.4 | V    |
| Output minimum source DC current                            | $I_{OH}$ at $V_{OH}$ | -16.0           |     | mA   |
| Output minimum sink current                                 | $I_{OL}$ at $V_{OL}$ | 16.0            |     | mA   |

**Table 96 • HSTL DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Max | Unit |
|-------------------------------|---------------|-----|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.2 |     | V    |

**Table 97 • HSTL AC Differential Voltage Specifications**

| Parameter                           | Symbol     | Min  | Max | Unit |
|-------------------------------------|------------|------|-----|------|
| AC input differential voltage       | $V_{DIFF}$ | 0.4  |     | V    |
| AC differential cross point voltage | $V_x$      | 0.68 | 0.9 | V    |

**Table 98 • HSTL Minimum and Maximum AC Switching Speed**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |

**Table 99 • HSTL Impedance Specification**

| Parameter   | Symbol    | Typ        | Unit     | Conditions                          |
|---|-----------|------------|----------|-------------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 25.5, 47.8 | $\Omega$ | Reference resistance = 191 $\Omega$ |
| Effective impedance value (ODT for DDRIO I/O bank only)           | $R_{TT}$  | 47.8       | $\Omega$ | Reference resistance = 191 $\Omega$ |

**Table 122 • SSTL18 DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Unit |
|-------------------------------|---------------|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.3 | V    |

**Table 123 • SSTL18 AC Differential Voltage Specifications (Applicable to DDRIO Bank Only)**

| Parameter                           | Symbol          | Min                          | Max                          | Unit |
|-------------------------------------|-----------------|------------------------------|------------------------------|------|
| AC input differential voltage       | $V_{DIFF}$ (AC) | 0.5                          |                              | V    |
| AC differential cross point voltage | $V_x$ (AC)      | $0.5 \times V_{DDI} - 0.175$ | $0.5 \times V_{DDI} + 0.175$ | V    |

**Table 124 • SSTL18 Minimum and Maximum AC Switching Speed (Applicable to DDRIO Bank Only)**

| Parameter                              | Symbol    | Max | Unit | Conditions                          |
|--|-----------|-----|------|-------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 667 | Mbps | AC loading: per JEDEC specification |

**Table 125 • SSTL18 AC Impedance Specifications (Applicable to DDRIO Bank Only)**

| Parameter   | Symbol    | Typ         | Unit     | Conditions                        |
|---|-----------|-------------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 20, 42      | $\Omega$ | Reference resistor = 150 $\Omega$ |
| Effective impedance value (ODT)                                   | $R_{TT}$  | 50, 75, 150 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 126 • SSTL18 AC Test Parameter Specifications (Applicable to DDRIO Bank Only)**

| Parameter  | Symbol      | Typ | Unit     |
|--|-------------|-----|----------|
| Measuring/trip point for data path                                       | $V_{TRIP}$  | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}, T_{ZL}, T_{HZ}, T_{LZ}$ )          | $R_{ENT}$   | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}, T_{ZL}, T_{HZ}, T_{LZ}$ )  | $C_{ENT}$   | 5   | pF       |
| Reference resistance for data test path for SSTL18 Class I ( $T_{DP}$ )  | $RTT\_TEST$ | 50  | $\Omega$ |
| Reference resistance for data test path for SSTL18 Class II ( $T_{DP}$ ) | $RTT\_TEST$ | 25  | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                            | $C_{LOAD}$  | 5   | pF       |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14$  V,  $V_{DDI} = 1.71$  V**Table 127 • DDR2/SSTL18 Receiver Characteristics for DDRIO I/O Bank with Fixed Code**

| On-Die Termination (ODT) | $T_{PY}$ |       |      |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  | Unit |
| Pseudo differential None | 1.567    | 1.844 | ns   |
| True differential None   | 1.588    | 1.869 | ns   |

The following table lists the 010 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 229 • 010 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.626 | 0.669 | 0.627 | 0.668 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.112 | 1.182 | 1.308 | 1.393 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.07  |       | 0.085 | ns   |

The following table lists the 005 device global resources in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 230 • 005 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.625 | 0.66  | 0.628 | 0.66  | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.126 | 1.187 | 1.325 | 1.397 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.061 |       | 0.072 | ns   |

## 2.3.12 FPGA Fabric SRAM

See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

### 2.3.12.1 FPGA Fabric Large SRAM (LSRAM)

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 1K × 18 in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18**

| Parameter                                  | Symbol          | -1    |       | -Std  |       | Unit |
|--|-----------------|-------|-------|-------|-------|------|
|  |                 | Min   | Max   | Min   | Max   |      |
| Clock period                               | $T_{CY}$        | 2.5   |       | 2.941 |       | ns   |
| Clock minimum pulse width high             | $T_{CLKMPWH}$   | 1.125 |       | 1.323 |       | ns   |
| Clock minimum pulse width low              | $T_{CLKMPWL}$   | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock period                     | $T_{PLCY}$      | 2.5   |       | 2.941 |       | ns   |
| Pipelined clock minimum pulse width high   | $T_{PLCLKMPWH}$ | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock minimum pulse width low    | $T_{PLCLKMPWL}$ | 1.125 |       | 1.323 |       | ns   |
| Read access time with pipeline register    |                 |       | 0.334 |       | 0.393 | ns   |
| Read access time without pipeline register | $T_{CLK2Q}$     |       | 2.273 |       | 2.674 | ns   |
| Access time with feed-through write timing |                 |       | 1.529 |       | 1.799 | ns   |
| Address setup time                         | $T_{ADDRSU}$    | 0.441 |       | 0.519 |       | ns   |
| Address hold time                          | $T_{ADDRHD}$    | 0.274 |       | 0.322 |       | ns   |
| Data setup time                            | $T_{DSU}$       | 0.341 |       | 0.401 |       | ns   |
| Data hold time                             | $T_{DHD}$       | 0.107 |       | 0.126 |       | ns   |
| Block select setup time                    | $T_{BLKSU}$     | 0.207 |       | 0.244 |       | ns   |

**Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9 (continued)**

| <b>Parameter</b>   | <b>Symbol</b>         | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--|-----------------------|------------|------------|-------------|------------|-------------|
|  |                       | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Address setup time   | T <sub>ADDRSU</sub>   | 0.475      |            | 0.559       |            | ns          |
| Address hold time  | T <sub>ADDRHD</sub>   | 0.274      |            | 0.322       |            | ns          |
| Data setup time  | T <sub>DSU</sub>      | 0.336      |            | 0.395       |            | ns          |
| Data hold time   | T <sub>DHD</sub>      | 0.082      |            | 0.096       |            | ns          |
| Block select setup time  | T <sub>BLKSU</sub>    | 0.207      |            | 0.244       |            | ns          |
| Block select hold time   | T <sub>BLKHD</sub>    | 0.216      |            | 0.254       |            | ns          |
| Block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>    |            | 1.529      |             | 1.799      | ns          |
| Block select minimum pulse width                                       | T <sub>BLKMPW</sub>   | 0.186      |            | 0.219       |            | ns          |
| Read enable setup time   | T <sub>RDESU</sub>    | 0.485      |            | 0.57        |            | ns          |
| Read enable hold time  | T <sub>RDEHD</sub>    | 0.071      |            | 0.083       |            | ns          |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | T <sub>RDPLESU</sub>  | 0.248      |            | 0.291       |            | ns          |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | T <sub>RDPLEHD</sub>  | 0.102      |            | 0.12        |            | ns          |
| Asynchronous reset to output propagation delay                         | T <sub>R2Q</sub>      |            | 1.514      |             | 1.781      | ns          |
| Asynchronous reset removal time  | T <sub>RSTREM</sub>   | 0.506      |            | 0.595       |            | ns          |
| Asynchronous reset recovery time                                       | T <sub>RSTREC</sub>   | 0.004      |            | 0.005       |            | ns          |
| Asynchronous reset minimum pulse width                                 | T <sub>RSTMPW</sub>   | 0.301      |            | 0.354       |            | ns          |
| Pipelined register asynchronous reset removal time                     | T <sub>PLRSTREM</sub> | -0.279     |            | -0.328      |            | ns          |
| Pipelined register asynchronous reset recovery time                    | T <sub>PLRSTREC</sub> | 0.327      |            | 0.385       |            | ns          |
| Pipelined register asynchronous reset minimum pulse width              | T <sub>PLRSTMPW</sub> | 0.282      |            | 0.332       |            | ns          |
| Synchronous reset setup time   | T <sub>SRSTSU</sub>   | 0.226      |            | 0.265       |            | ns          |
| Synchronous reset hold time  | T <sub>SRSTHD</sub>   | 0.036      |            | 0.043       |            | ns          |
| Write enable setup time  | T <sub>WESU</sub>     | 0.415      |            | 0.488       |            | ns          |
| Write enable hold time   | T <sub>WEHD</sub>     | 0.048      |            | 0.057       |            | ns          |
| Maximum frequency  | F <sub>MAX</sub>      |            | 400        |             | 340        | MHz         |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 4K × 4 in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4**

| <b>Parameter</b>                         | <b>Symbol</b>          | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--|------------------------|------------|------------|-------------|------------|-------------|
|  |                        | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Clock period                             | T <sub>CY</sub>        | 2.5        |            | 2.941       |            | ns          |
| Clock minimum pulse width high           | T <sub>CLKMPWH</sub>   | 1.125      |            | 1.323       |            | ns          |
| Clock minimum pulse width low            | T <sub>CLKMPWL</sub>   | 1.125      |            | 1.323       |            | ns          |
| Pipelined clock period                   | T <sub>PLCY</sub>      | 2.5        |            | 2.941       |            | ns          |
| Pipelined clock minimum pulse width high | T <sub>PLCLKMPWH</sub> | 1.125      |            | 1.323       |            | ns          |

**Table 233 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4K × 4 (continued)**

| <b>Parameter</b>   | <b>Symbol</b>          | <b>-1</b>  |            | <b>-Std</b> |            | <b>Unit</b> |
|--|------------------------|------------|------------|-------------|------------|-------------|
|  |                        | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |             |
| Pipelined clock minimum pulse width low                                | T <sub>PLCLKMPWL</sub> | 1.125      |            | 1.323       |            | ns          |
| Read access time with pipeline register                                |                        |            | 0.323      |             | 0.38       | ns          |
| Read access time without pipeline register                             | T <sub>CLK2Q</sub>     |            | 2.273      |             | 2.673      | ns          |
| Access time with feed-through write timing                             |                        |            | 1.511      |             | 1.778      | ns          |
| Address setup time   | T <sub>ADDRSU</sub>    | 0.543      |            | 0.638       |            | ns          |
| Address hold time  | T <sub>ADDRHD</sub>    | 0.274      |            | 0.322       |            | ns          |
| Data setup time  | T <sub>DSU</sub>       | 0.334      |            | 0.393       |            | ns          |
| Data hold time   | T <sub>DHD</sub>       | 0.082      |            | 0.096       |            | ns          |
| Block select setup time  | T <sub>BLKSU</sub>     | 0.207      |            | 0.244       |            | ns          |
| Block select hold time   | T <sub>BLKHD</sub>     | 0.216      |            | 0.254       |            | ns          |
| Block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>     |            | 1.511      |             | 1.778      | ns          |
| Block select minimum pulse width                                       | T <sub>BLKMPW</sub>    | 0.186      |            | 0.219       |            | ns          |
| Read enable setup time   | T <sub>RDESU</sub>     | 0.516      |            | 0.607       |            | ns          |
| Read enable hold time  | T <sub>RDEHD</sub>     | 0.071      |            | 0.083       |            | ns          |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | T <sub>RDPLESU</sub>   | 0.248      |            | 0.291       |            | ns          |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | T <sub>RDPLEHD</sub>   | 0.102      |            | 0.12        |            | ns          |
| Asynchronous reset to output propagation delay                         | T <sub>R2Q</sub>       |            | 1.507      |             | 1.773      | ns          |
| Asynchronous reset removal time  | T <sub>RSTREM</sub>    | 0.506      |            | 0.595       |            | ns          |
| Asynchronous reset recovery time                                       | T <sub>RSTREC</sub>    | 0.004      |            | 0.005       |            | ns          |
| Asynchronous reset minimum pulse width                                 | T <sub>RSTMPW</sub>    | 0.301      |            | 0.354       |            | ns          |
| Pipelined register asynchronous reset removal time                     | T <sub>PLRSTREM</sub>  | -0.279     |            | -0.328      |            | ns          |
| Pipelined register asynchronous reset recovery time                    | T <sub>PLRSTREC</sub>  | 0.327      |            | 0.385       |            | ns          |
| Pipelined register asynchronous reset minimum pulse width              | T <sub>PLRSTMPW</sub>  | 0.282      |            | 0.332       |            | ns          |
| Synchronous reset setup time   | T <sub>SRSTSU</sub>    | 0.226      |            | 0.265       |            | ns          |
| Synchronous reset hold time  | T <sub>SRSTHD</sub>    | 0.036      |            | 0.043       |            | ns          |
| Write enable setup time  | T <sub>WESU</sub>      | 0.458      |            | 0.539       |            | ns          |
| Write enable hold time   | T <sub>WEHD</sub>      | 0.048      |            | 0.057       |            | ns          |
| Maximum frequency  | F <sub>MAX</sub>       |            | 400        |             | 340        | MHz         |

**Table 241 • μSRAM (RAM256x4) in 256 × 4 Mode (continued)**

| Parameter               | Symbol               | -1    |     | -Std  |     | Unit |
|-------------------------|----------------------|-------|-----|-------|-----|------|
|                         |                      | Min   | Max | Min   | Max |      |
| Write address hold time | T <sub>ADDRCHD</sub> | 0.245 |     | 0.288 |     | ns   |
| Write enable setup time | T <sub>WECSU</sub>   | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time  | T <sub>WECHD</sub>   | -0.03 |     | -0.03 |     | ns   |
| Maximum frequency       | F <sub>MAX</sub>     |       |     | 250   | 250 | MHz  |

The following table lists the μSRAM in 512 × 2 mode in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 242 • μSRAM (RAM512x2) in 512 × 2 Mode**

| Parameter   | Symbol                 | -1    |      | -Std  |      | Unit |
|---|------------------------|-------|------|-------|------|------|
|   |                        | Min   | Max  | Min   | Max  |      |
| Read clock period   | T <sub>CY</sub>        | 4     |      | 4     |      | ns   |
| Read clock minimum pulse width high   | T <sub>CLKMPWH</sub>   | 1.8   |      | 1.8   |      | ns   |
| Read clock minimum pulse width low  | T <sub>CLKMPWL</sub>   | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock period  | T <sub>PLCY</sub>      | 4     |      | 4     |      | ns   |
| Read pipeline clock minimum pulse width high  | T <sub>PLCLKMPWH</sub> | 1.8   |      | 1.8   |      | ns   |
| Read pipeline clock minimum pulse width low   | T <sub>PLCLKMPWL</sub> | 1.8   |      | 1.8   |      | ns   |
| Read access time with pipeline register   | T <sub>CLK2Q</sub>     |       | 0.27 |       | 0.31 | ns   |
| Read access time without pipeline register  |                        |       | 1.76 |       | 2.08 | ns   |
| Read address setup time in synchronous mode   | T <sub>ADDRSU</sub>    | 0.301 |      | 0.354 |      | ns   |
| Read address setup time in asynchronous mode  |                        | 1.96  |      | 2.306 |      | ns   |
| Read address hold time in synchronous mode  | T <sub>ADDRHD</sub>    | 0.137 |      | 0.161 |      | ns   |
| Read address hold time in asynchronous mode   |                        | -0.58 |      | -0.68 |      | ns   |
| Read enable setup time  | T <sub>RDENSU</sub>    | 0.278 |      | 0.327 |      | ns   |
| Read enable hold time   | T <sub>RDENHD</sub>    | 0.057 |      | 0.067 |      | ns   |
| Read block select setup time  | T <sub>BLKSU</sub>     | 1.839 |      | 2.163 |      | ns   |
| Read block select hold time   | T <sub>BLKHD</sub>     | -0.65 |      | -0.77 |      | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | T <sub>BLK2Q</sub>     |       | 2.14 |       | 2.52 | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | T <sub>RSTREM</sub>    | -0.02 |      | -0.03 |      | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                        | 0.046 |      | 0.054 |      | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               | T <sub>RSTREC</sub>    | 0.507 |      | 0.597 |      | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                        | 0.236 |      | 0.278 |      | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T <sub>R2Q</sub>       |       | 0.83 |       | 0.98 | ns   |
| Read synchronous reset setup time   | T <sub>SRSTSU</sub>    | 0.271 |      | 0.319 |      | ns   |
| Read synchronous reset hold time  | T <sub>SRSTHD</sub>    | 0.061 |      | 0.071 |      | ns   |

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) (continued)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update | Programming<br>Recovery | Unit |
|--------------------|---------------------|-------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz      | 12.5 MHz                |      |
| 150                | 161                 | 161         | 161                     | Sec  |

**Table 255 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update   | Programming<br>Recovery | Unit |
|--------------------|---------------------|---------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz        | 12.5 MHz                |      |
| 005                | 47                  | 27            | 28                      | Sec  |
| 010                | 77                  | 35            | 35                      | Sec  |
| 025                | 150                 | 42            | 41                      | Sec  |
| 050                | 33 <sup>1</sup>     | Not Supported | Not Supported           | Sec  |
| 060                | 291                 | 83            | 82                      | Sec  |
| 090                | 427                 | 109           | 108                     | Sec  |
| 150                | 708                 | 157           | 160                     | Sec  |
| 005                | 41                  | 48            | 49                      | Sec  |
| 010                | 86                  | 87            | 87                      | Sec  |
| 025                | 87                  | 85            | 86                      | Sec  |
| 050                | 85                  | Not Supported | Not Supported           | Sec  |
| 060                | 78                  | 86            | 86                      | Sec  |
| 090                | 154                 | 162           | 162                     | Sec  |
| 150                | 161                 | 161           | 161                     | Sec  |
| 005                | 87                  | 67            | 66                      | Sec  |
| 010                | 161                 | 113           | 113                     | Sec  |
| 025                | 229                 | 120           | 121                     | Sec  |
| 050                | 112                 | Not Supported | Not Supported           | Sec  |
| 060                | 368                 | 161           | 158                     | Sec  |
| 090                | 582                 | 261           | 260                     | Sec  |
| 150                | 867                 | 309           | 310                     | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

The following table lists the programming times in worst-case conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 256 • JTAG Programming (Fabric Only)**

| M2S/M2GL Device | Image size |         |        |      |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program | Verify | Unit |
| 005             | 302672     | 44      | 10     | Sec  |
| 010             | 568784     | 50      | 18     | Sec  |
| 025             | 1223504    | 73      | 26     | Sec  |
| 050             | 2424832    | 88      | 54     | Sec  |
| 060             | 2418896    | 99      | 54     | Sec  |
| 090             | 3645968    | 135     | 126    | Sec  |
| 150             | 6139184    | 177     | 193    | Sec  |

**Table 257 • JTAG Programming (eNVM Only)**

| M2S/M2GL Device | Image size |         |        |      |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program | Verify | Unit |
| 005             | 137536     | 61      | 4      | Sec  |
| 010             | 274816     | 100     | 9      | Sec  |
| 025             | 274816     | 100     | 9      | Sec  |
| 050             | 2,78,528   | 106     | 8      | Sec  |
| 060             | 268480     | 98      | 8      | Sec  |
| 090             | 544496     | 176     | 15     | Sec  |
| 150             | 544496     | 177     | 15     | Sec  |

**Table 258 • JTAG Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size |         |        |      |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program | Verify | Unit |
| 005             | 439296     | 71      | 11     | Sec  |
| 010             | 842688     | 129     | 20     | Sec  |
| 025             | 1497408    | 142     | 35     | Sec  |
| 050             | 2695168    | 184     | 59     | Sec  |
| 060             | 2686464    | 180     | 70     | Sec  |
| 090             | 4190208    | 288     | 147    | Sec  |
| 150             | 6682768    | 338     | 231    | Sec  |

1. The minimum output clock frequency is limited by the PLL. For more information, see [UG0449: SmartFusion2 and IGLOO2 Clocking Resources User Guide](#).
2. The PLL is used in conjunction with the Clock Conditioning Circuitry. Performance is limited by the CCC output frequency.

The following table lists the CCC/PLL jitter specifications in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .


**Table 283 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications**

| <b>CCC Output Maximum Peak-to-Peak Period Jitter <math>F_{OUT\_CCC}</math></b> |  |  |  |          |             |
|--|--|--|--|----------|-------------|
| <b>Parameter</b>   | <b>Conditions/Package Combinations</b>       |  |  |          | <b>Unit</b> |
| <b>10 FG484, 050<br/>FG896/FG484/FCS325<br/>Packages<sup>1</sup></b>           | SSO = 0                                      | 0 < SSO <= 2                                 | SSO <= 4                                     | SSO <= 8 | SSO <= 16   |
| 20 MHz to 100 MHz  | Max(110, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) | Max(150, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) |  |          | ps          |
| 100 MHz to 400 MHz   | Max(120, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) | Max(150, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) | Max(170, $\pm 1\% \times (1/F_{OUT\_CCC})$ ) |          | ps          |
| <b>025 FG484/FCS325<br/>Package<sup>1</sup></b>                                | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 74 MHz   | $\pm 1\% \times (1/F_{OUT\_CCC})$ )          |  |  |          | ps          |
| 74 MHz to 400 MHz  | 210  |  |  |          | ps          |
| <b>005 FG484 Package<sup>1</sup></b>   | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 53 MHz   | $\pm 1\% \times (1/F_{OUT\_CCC})$ )          |  |  |          | ps          |
| 53 MHz to 400 MHz  | 270  |  |  |          | ps          |
| <b>090 FG676 and FC325<br/>Package<sup>1</sup></b>                             | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$ )          |  |  |          | ps          |
| 100 MHz to 400 MHz   | 150  |  |  |          | ps          |
| <b>060 FG676 Package<sup>1</sup></b>   | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$ )          |  |  |          | ps          |
| 100 MHz to 400 MHz   | 150  |  |  |          | ps          |
| <b>150 FC1152 Package<sup>1</sup></b>  | 0 < SSO <= 16                                |  |  |          |             |
| 20 MHz to 100 MHz  | $\pm 1\% \times (1/F_{OUT\_CCC})$ )          |  |  |          | ps          |
| 100 MHz to 400 MHz   | 120  |  |  |          | ps          |

1. SSO data is based on LVCMS 2.5 V MSIO and/or MSLOD bank I/Os.

**Table 291 • DEVRST\_N to Functional Times for SmartFusion2 (continued)**

| <b>Symbol</b>              | <b>From</b> | <b>To</b>             | <b>Description</b>                                       | <b>Maximum Power-up to Functional Time for SmartFusion2 (uS)</b> |            |            |            |            |            |            |  |
|----------------------------|-------------|-----------------------|--|--|------------|------------|------------|------------|------------|------------|--|
|                            |             |                       |  | <b>005</b>   | <b>010</b> | <b>025</b> | <b>050</b> | <b>060</b> | <b>090</b> | <b>150</b> |  |
| T <sub>DEVRST2POR</sub>    | DEVRST_N    | POWER_O_N_RESET_N     | V <sub>DD</sub> at its minimum threshold level to fabric | 233  | 289        | 216        | 213        | 237        | 234        | 219        |  |
| T <sub>DEVRST2MSSRST</sub> | DEVRST_N    | MSS_RESET_N_M2F       | V <sub>DD</sub> at its minimum threshold level to MSS    | 702  | 765        | 712        | 688        | 636        | 630        | 866        |  |
| T <sub>DEVRST2WPU</sub>    | DEVRST_N    | DDRIO Inbuf weak pull | DEVRST_N to Inbuf weak pull                              | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |
|                            | DEVRST_N    | MSIO Inbuf weak pull  | DEVRST_N to Inbuf weak pull                              | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |
|                            | DEVRST_N    | MSIOD Inbuf weak pull | DEVRST_N to Inbuf weak pull                              | 208  | 202        | 197        | 193        | 216        | 215        | 215        |  |

**Figure 19 • DEVRST\_N to Functional Timing Diagram for SmartFusion2**

The following table lists the receiver pa in worst-case industrial conditions when  $T_J = 100 \text{ }^{\circ}\text{C}$ ,  $V_{DD} = 1.14 \text{ V}$ .

**Table 297 • Receiver Parameters**

| Symbol               | Description  | Min   | Typ   | Max   | Unit          |
|----------------------|--|-------|-------|-------|---------------|
| VRX-IN-PP-CC         | Differential input peak-to-peak sensitivity<br>(2.5 Gbps)                | 0.238 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity<br>(2.5 Gbps, de-emphasized) | 0.219 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity<br>(5.0 Gbps)                | 0.300 |       | 1.2   | V             |
|                      | Differential input peak-to-peak sensitivity<br>(5.0 Gbps, de-emphasized) | 0.300 |       | 1.2   | V             |
| VRX-CM-AC-P          | Input common mode range (AC coupled)                                     |       |       | 150   | mV            |
| ZRX-DIFF-DC          | Differential input termination   | 80    | 100   | 120   | $\Omega$      |
| REXT                 | External calibration resistor  | 1,188 | 1,200 | 1,212 | $\Omega$      |
| CDR-LOCK-RST         | CDR relock time from reset   |       |       | 15    | $\mu\text{s}$ |
| RLRX-DIFF            | Return loss differential mode (2.5 Gbps)                                 | -10   |       |       | dB            |
|                      | Return loss differential mode (5.0 Gbps)<br>0.05 GHz to 1.25 GHz         | -10   |       |       | dB            |
|                      | 1.25 GHz to 2.5 GHz  | -8    |       |       | dB            |
| RLRX-CM              | Return loss common mode (2.5 Gbps,<br>5.0 Gbps)                          | -6    |       |       | dB            |
| RX-CID <sup>1</sup>  | CID limit PCIe Gen1/2  |       |       | 200   | UI            |
| VRX-IDLE-DET-DIFF-PP | Signal detect limit  | 65    |       | 175   | mV            |

1. AC-coupled, BER =  $e^{-12}$ , using synchronous clock.

**Table 298 • SerDes Protocol Compliance**

| Protocol     | Maximum Data Rate (Gbps) | -1  | -Std |
|--------------|--------------------------|-----|------|
| PCIe Gen 1   | 2.5                      | Yes | Yes  |
| PCIe Gen 2   | 5.0                      | Yes |      |
| XAUI         | 3.125                    | Yes |      |
| Generic EPCS | 3.2                      | Yes |      |
| Generic EPCS | 2.5                      | Yes | Yes  |

### 2.3.31.2 SmartFusion2 Inter-Integrated Circuit ( $I^2C$ ) Characteristics

This section describes the DC and switching of the  $I^2C$  interface. Unless otherwise noted, all output characteristics given are for a 100 pF load on the pins. For timing parameter definitions, see [Figure 21](#), page 125.

The following table lists the  $I^2C$  characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 303 • I<sup>2</sup>C Characteristics**

| Parameter   | Symbol                | Min  | Typ              | Max    | Unit          | Conditions   |
|---|-----------------------|------|------------------|--------|---------------|--|
| Input low voltage   | $V_{IL}$              | -0.3 |                  | 0.8    | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive. |
| Input high voltage  | $V_{IH}$              | 2    |                  | 3.45   | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive. |
| Hysteresis of schmitt triggered inputs for $V_{DDI} > 2\text{ V}$                       | $V_{HYS}$             |      | 0.05 × $V_{DDI}$ |        | V             | See <a href="#">Table 28</a> , page 23 for more information.   |
| Input current high  | $I_{IL}$              |      |                  | 10     | $\mu\text{A}$ | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information.   |
| Input current low   | $I_{IH}$              |      |                  | 10     | $\mu\text{A}$ | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information.   |
| Input rise time   | $T_{ir}$              |      |                  | 1000   | ns            | Standard mode  |
|   |                       |      |                  | 300    | ns            | Fast mode  |
| Input fall time   | $T_{if}$              |      |                  | 300    | ns            | Standard mode  |
|   |                       |      |                  | 300    | ns            | Fast mode  |
| Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$ | $V_{OL}$              |      |                  | 0.4    | V             | See <a href="#">Single-Ended I/O Standards</a> , page 24 for more information. I/O standard used for illustration: MSIO bank–LVTTL 8 mA low drive. |
| Pin capacitance   | $C_{in}$              |      |                  | 10     | pF            | $V_{IN} = 0, f = 1.0\text{ MHz}$   |
| Output fall time from $V_{IH\text{Min}}$ to $V_{IL\text{Max}}^1$                        | $t_{OF}^1$            |      | 21.04            |        | ns            | $V_{IH\text{min}} \text{ to } V_{IL\text{max}}, CLOAD = 400\text{ pF}$   |
|   |                       |      | 5.556            |        | ns            | $V_{IH\text{min}} \text{ to } V_{IL\text{max}}, CLOAD = 100\text{ pF}$   |
| Output rise time from $V_{IL\text{Max}}$ to $V_{IH\text{Min}}^1$                        | $t_{OR}^1$            |      | 19.887           |        | ns            | $V_{IL\text{max}} \text{ to } V_{IH\text{min}}, CLOAD = 400\text{ pF}$   |
|   |                       |      | 5.218            |        | ns            | $V_{IL\text{max}} \text{ to } V_{IH\text{min}}, CLOAD = 100\text{ pF}$   |
| Output buffer maximum pull-down resistance <sup>2, 3</sup>                              | $R_{pull-up}^{2,3}$   |      |                  | 50     | $\Omega$      |  |
| Output buffer maximum pull-up resistance <sup>2, 4</sup>                                | $R_{pull-down}^{2,4}$ |      |                  | 131.25 | $\Omega$      |  |


### 2.3.31.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_x\_CLK. For timing parameter definitions, see [Figure 22](#), page 128.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 305 • SPI Characteristics for All Devices**

| Symbol  | Description   | Min   | Typ  | Max | Unit   | Conditions |
|---------|---|-------|------|-----|--|------------|
| SPIFMAX | Maximum operating frequency of SPI interface                                      |       |      | 20  | MHz  |            |
| sp1     | SPI_[0 1]_CLK minimum period  |       |      |     |  |            |
|         | SPI_[0 1]_CLK = PCLK/2  | 12    |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/4  | 24.1  |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/8  | 48.2  |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/16   | 0.1   |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/32   | 0.19  |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/64   | 0.39  |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/128  | 0.77  |      |     | μs   |            |
| sp2     | SPI_[0 1]_CLK minimum pulse width high  |       |      |     |  |            |
|         | SPI_[0 1]_CLK = PCLK/2  | 6     |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/4  | 12.05 |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/8  | 24.1  |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/16   | 0.05  |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/32   | 0.095 |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/64   | 0.195 |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/128  | 0.385 |      |     | μs   |            |
| sp3     | SPI_[0 1]_CLK minimum pulse width low   |       |      |     |  |            |
|         | SPI_[0 1]_CLK = PCLK/2  | 6     |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/4  | 12.05 |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/8  | 24.1  |      |     | ns   |            |
|         | SPI_[0 1]_CLK = PCLK/16   | 0.05  |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/32   | 0.095 |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/64   | 0.195 |      |     | μs   |            |
|         | SPI_[0 1]_CLK = PCLK/128  | 0.385 |      |     | μs   |            |
| sp4     | SPI_[0 1]_CLK, SPI_[0 1]_DO,<br>SPI_[0 1]_SS rise time (10%–<br>90%) <sup>1</sup> |       | 2.77 | ns  | I/O Configuration:<br>LVCMS 2.5 V–<br>8 mA<br>AC loading: 35 pF<br>Test conditions:<br>Typical voltage,<br>25 °C |            |

**Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**

### 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 306 • CAN Controller Characteristics**

| Parameter               | Description                                      | -1   | -Std | Unit |
|-------------------------|--|------|------|------|
| FCANREFCLK <sup>1</sup> | Internally sourced CAN reference clock frequency | 160  | 136  | MHz  |
| BAUDCANMAX              | Maximum CAN performance baud rate                | 1    | 1    | Mbps |
| BAUDCANMIN              | Minimum CAN performance baud rate                | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

### 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 307 • USB Characteristics**

| Parameter  | Description                                      | -1    | -Std  | Unit |
|------------|--|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166   | 142   | MHz  |
| TUSBCLK    | USB clock period                                 | 16.66 | 16.66 | ns   |
| TUSBPD     | Clock to USB data propagation delay              | 9.0   | 9.0   | ns   |
| TUSBSU     | Setup time for USB data                          | 6.0   | 6.0   | ns   |
| TUSBHD     | Hold time for USB data                           | 0     | 0     | ns   |