



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 256KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB  |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 60K Logic Modules  |
| Operating Temperature   | 0°C ~ 85°C (TJ)   |
| Package / Case          | 400-LFBGA   |
| Supplier Device Package | 400-VFBGA (17x17)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s060t-vf400">https://www.e-xfl.com/product-detail/microchip-technology/m2s060t-vf400</a> |

|           |   |    |
|-----------|---|----|
| Table 161 | LVDS DC Input Voltage Specification   | 55 |
| Table 162 | LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 56 |
| Table 163 | LVDS DC Output Voltage Specification  | 56 |
| Table 164 | LVDS DC Differential Voltage Specification  | 56 |
| Table 165 | LVDS Minimum and Maximum AC Switching Speed   | 56 |
| Table 166 | LVDS AC Impedance Specifications  | 56 |
| Table 167 | LVDS AC Test Parameter Specifications   | 56 |
| Table 168 | LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 57 |
| Table 169 | LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 170 | LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)  | 57 |
| Table 171 | LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 172 | LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                       | 57 |
| Table 173 | B-LVDS Recommended DC Operating Conditions  | 58 |
| Table 174 | B-LVDS DC Input Voltage Specification   | 58 |
| Table 175 | B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)   | 58 |
| Table 176 | B-LVDS DC Differential Voltage Specification  | 58 |
| Table 177 | B-LVDS Minimum and Maximum AC Switching Speed   | 58 |
| Table 178 | B-LVDS AC Impedance Specifications  | 58 |
| Table 179 | B-LVDS AC Test Parameter Specifications   | 58 |
| Table 180 | B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                        | 59 |
| Table 181 | B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)                       | 59 |
| Table 182 | B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 59 |
| Table 183 | M-LVDS Recommended DC Operating Conditions  | 59 |
| Table 184 | M-LVDS DC Input Voltage Specification   | 59 |
| Table 185 | M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                      | 60 |
| Table 186 | M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)                     | 60 |
| Table 187 | M-LVDS Differential Voltage Specification   | 60 |
| Table 188 | M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank   | 60 |
| Table 189 | M-LVDS AC Impedance Specifications  | 60 |
| Table 190 | M-LVDS AC Test Parameter Specifications   | 60 |
| Table 191 | Mini-LVDS Recommended DC Operating Conditions   | 61 |
| Table 192 | Mini-LVDS DC Input Voltage Specification  | 61 |
| Table 193 | Mini-LVDS DC Output Voltage Specification   | 61 |
| Table 194 | Mini-LVDS DC Differential Voltage Specification   | 61 |
| Table 195 | Mini-LVDS Minimum and Maximum AC Switching Speed  | 61 |
| Table 196 | M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                     | 61 |
| Table 197 | M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 61 |
| Table 198 | Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                   | 62 |
| Table 199 | Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)    | 62 |
| Table 200 | Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 62 |
| Table 201 | Mini-LVDS AC Impedance Specifications   | 62 |
| Table 202 | Mini-LVDS AC Test Parameter Specifications  | 62 |
| Table 203 | RSDS Recommended DC Operating Conditions  | 63 |
| Table 204 | RSDS DC Input Voltage Specification   | 63 |
| Table 205 | RSDS DC Output Voltage Specification  | 63 |
| Table 206 | RSDS Differential Voltage Specification   | 63 |
| Table 207 | RSDS Minimum and Maximum AC Switching Speed   | 63 |
| Table 208 | RSDS AC Impedance Specifications  | 63 |
| Table 209 | RSDS AC Test Parameter Specifications   | 63 |
| Table 210 | RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                        | 64 |
| Table 211 | RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                       | 64 |
| Table 212 | RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)       | 64 |
| Table 213 | RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)      | 64 |

**Figure 1 • High Temperature Data Retention (HTR)****2.3.1.1 Overshoot/Undershoot Limits**

For AC signals, the input signal may undershoot during transitions to  $-1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CC1} + 1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

**2.3.1.2 Thermal Characteristics**

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 1

$$\theta_{JB} = \frac{T_J - T_B}{P}$$

EQ 2

$$\theta_{JC} = \frac{T_J - T_C}{P}$$

EQ 3

**Table 17 • Timing Model Parameters (continued)**

| Index | Symbol      | Description   | -1    | Unit | For More Information   |
|-------|-------------|---|-------|------|------------------------|
| F     | $T_{DP}$    | Propagation delay of an OR gate   | 0.179 | ns   | See Table 223, page 76 |
| G     | $T_{DP}$    | Propagation delay of an LVDS transmitter  | 2.136 | ns   | See Table 169, page 57 |
| H     | $T_{DP}$    | Propagation delay of a three-input XOR Gate   | 0.241 | ns   | See Table 223, page 76 |
| I     | $T_{DP}$    | Propagation delay of LVCMOS 2.5 V transmitter, drive strength of 16 mA on the MSIO bank             | 2.412 | ns   | See Table 46, page 27  |
| J     | $T_{DP}$    | Propagation delay of a two-input NAND gate  | 0.179 | ns   | See Table 223, page 76 |
| K     | $T_{DP}$    | Propagation delay of LVCMOS 2.5 V transmitter, drive strength of 8 mA on the MSIO bank              | 2.309 | ns   | See Table 46, page 27  |
| L     | $T_{CLKQ}$  | Clock-to-Q of the data register   | 0.108 | ns   | See Table 224, page 77 |
|       | $T_{SUD}$   | Setup time of the data register   | 0.254 | ns   | See Table 224, page 77 |
| M     | $T_{DP}$    | Propagation delay of a two-input AND gate   | 0.179 | ns   | See Table 223, page 76 |
| N     | $T_{OCLKQ}$ | Clock-to-Q of the output data register  | 0.263 | ns   | See Table 220, page 69 |
|       | $T_{OSUD}$  | Setup time of the output data register  | 0.19  | ns   | See Table 220, page 69 |
| O     | $T_{DP}$    | Propagation delay of SSTL2, Class I transmitter on the MSIO bank                                    | 2.055 | ns   | See Table 114, page 45 |
| P     | $T_{DP}$    | Propagation delay of LVCMOS 1.5 V transmitter, drive strength of 12 mA, fast slew on the DDRIO bank | 3.316 | ns   | See Table 70, page 34  |

**Table 57 • LVCMOS 1.8 V Transmitter Characteristics for DDRIO I/O Bank with Fixed Code (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 4.234           | 4.981 | 3.646           | 4.29  | 4.245           | 4.995 | 4.908                        | 5.774 | 4.434                        | 5.216 | ns   |
|                        | Medium       | 3.824           | 4.498 | 3.282           | 3.861 | 3.834           | 4.511 | 4.625                        | 5.441 | 4.116                        | 4.843 | ns   |
|                        | Medium fast  | 3.627           | 4.267 | 3.111           | 3.66  | 3.637           | 4.279 | 4.481                        | 5.272 | 3.984                        | 4.687 | ns   |
|                        | Fast         | 3.605           | 4.241 | 3.097           | 3.644 | 3.615           | 4.253 | 4.472                        | 5.262 | 3.973                        | 4.674 | ns   |
| 4 mA                   | Slow         | 3.923           | 4.615 | 3.314           | 3.9   | 3.918           | 4.61  | 5.403                        | 6.356 | 4.894                        | 5.757 | ns   |
|                        | Medium       | 3.518           | 4.138 | 2.961           | 3.484 | 3.515           | 4.135 | 5.121                        | 6.025 | 4.561                        | 5.366 | ns   |
|                        | Medium fast  | 3.321           | 3.907 | 2.783           | 3.275 | 3.317           | 3.903 | 4.966                        | 5.843 | 4.426                        | 5.206 | ns   |
|                        | Fast         | 3.301           | 3.883 | 2.77            | 3.259 | 3.296           | 3.878 | 4.957                        | 5.831 | 4.417                        | 5.196 | ns   |
| 6 mA                   | Slow         | 3.71            | 4.364 | 3.104           | 3.652 | 3.702           | 4.355 | 5.62                         | 6.612 | 5.08                         | 5.977 | ns   |
|                        | Medium       | 3.333           | 3.921 | 2.779           | 3.27  | 3.325           | 3.913 | 5.346                        | 6.289 | 4.777                        | 5.62  | ns   |
|                        | Medium fast  | 3.155           | 3.712 | 2.62            | 3.083 | 3.146           | 3.702 | 5.21                         | 6.13  | 4.657                        | 5.479 | ns   |
|                        | Fast         | 3.134           | 3.688 | 2.608           | 3.068 | 3.125           | 3.677 | 5.202                        | 6.12  | 4.648                        | 5.468 | ns   |
| 8 mA                   | Slow         | 3.619           | 4.258 | 3.007           | 3.538 | 3.607           | 4.244 | 5.815                        | 6.841 | 5.249                        | 6.175 | ns   |
|                        | Medium       | 3.246           | 3.819 | 2.686           | 3.16  | 3.236           | 3.807 | 5.542                        | 6.52  | 4.936                        | 5.807 | ns   |
|                        | Medium fast  | 3.066           | 3.607 | 2.525           | 2.971 | 3.054           | 3.593 | 5.405                        | 6.359 | 4.811                        | 5.66  | ns   |
|                        | Fast         | 3.046           | 3.584 | 2.513           | 2.957 | 3.034           | 3.57  | 5.401                        | 6.353 | 4.803                        | 5.651 | ns   |
| 10 mA                  | Slow         | 3.498           | 4.115 | 2.878           | 3.386 | 3.481           | 4.096 | 6.046                        | 7.113 | 5.444                        | 6.404 | ns   |
|                        | Medium       | 3.138           | 3.692 | 2.569           | 3.023 | 3.126           | 3.678 | 5.782                        | 6.803 | 5.129                        | 6.034 | ns   |
|                        | Medium fast  | 2.966           | 3.489 | 2.414           | 2.841 | 2.951           | 3.472 | 5.666                        | 6.665 | 5.013                        | 5.897 | ns   |
|                        | Fast         | 2.945           | 3.464 | 2.401           | 2.826 | 2.93            | 3.448 | 5.659                        | 6.658 | 5.003                        | 5.886 | ns   |
| 12 mA                  | Slow         | 3.417           | 4.02  | 2.807           | 3.303 | 3.401           | 4.002 | 6.083                        | 7.156 | 5.464                        | 6.428 | ns   |
|                        | Medium       | 3.076           | 3.618 | 2.519           | 2.964 | 3.063           | 3.604 | 5.828                        | 6.856 | 5.176                        | 6.089 | ns   |
|                        | Medium fast  | 2.913           | 3.427 | 2.376           | 2.795 | 2.898           | 3.41  | 5.725                        | 6.736 | 5.072                        | 5.966 | ns   |
|                        | Fast         | 2.894           | 3.405 | 2.362           | 2.78  | 2.879           | 3.388 | 5.715                        | 6.724 | 5.064                        | 5.957 | ns   |
| 16 mA                  | Slow         | 3.366           | 3.96  | 2.751           | 3.237 | 3.348           | 3.939 | 6.226                        | 7.324 | 5.576                        | 6.56  | ns   |
|                        | Medium       | 3.03            | 3.565 | 2.47            | 2.906 | 3.017           | 3.55  | 5.981                        | 7.036 | 5.282                        | 6.214 | ns   |
|                        | Medium fast  | 2.87            | 3.377 | 2.328           | 2.739 | 2.854           | 3.358 | 5.895                        | 6.935 | 5.18                         | 6.094 | ns   |
|                        | Fast         | 2.853           | 3.357 | 2.314           | 2.723 | 2.837           | 3.338 | 5.889                        | 6.929 | 5.177                        | 6.09  | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 58 • LVCMOS 1.8 V Transmitter Characteristics for MSIO I/O Bank**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 3.441           | 4.047 | 4.165           | 4.9   | 4.413           | 5.192 | 4.891                        | 5.755 | 5.138                        | 6.044 | ns   |
| 4 mA                   | Slow         | 3.218           | 3.786 | 3.642           | 4.284 | 3.941           | 4.636 | 5.665                        | 6.665 | 5.568                        | 6.551 | ns   |
| 6 mA                   | Slow         | 3.141           | 3.694 | 3.501           | 4.118 | 3.823           | 4.498 | 6.587                        | 7.75  | 6.032                        | 7.096 | ns   |
| 8 mA                   | Slow         | 3.165           | 3.723 | 3.319           | 3.904 | 3.654           | 4.298 | 6.898                        | 8.115 | 6.216                        | 7.313 | ns   |
| 10 mA                  | Slow         | 3.202           | 3.767 | 3.278           | 3.857 | 3.616           | 4.254 | 7.25                         | 8.529 | 6.435                        | 7.571 | ns   |
| 12 mA                  | Slow         | 3.277           | 3.855 | 3.175           | 3.736 | 3.519           | 4.139 | 7.392                        | 8.697 | 6.538                        | 7.692 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 59 • LVCMOS 1.8 V Transmitter Characteristics for MSIOD I/O Bank**

| Output Drive Selection | Slew Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------|--------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                        |              | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                   | Slow         | 2.725           | 3.206 | 3.316           | 3.901 | 3.484           | 4.099 | 5.204                        | 6.123 | 4.997                        | 5.88  | ns   |
| 4 mA                   | Slow         | 2.242           | 2.638 | 2.777           | 3.267 | 2.947           | 3.466 | 5.729                        | 6.74  | 5.448                        | 6.41  | ns   |
| 6 mA                   | Slow         | 1.995           | 2.347 | 2.466           | 2.901 | 2.63            | 3.094 | 6.372                        | 7.496 | 5.987                        | 7.043 | ns   |
| 8 mA                   | Slow         | 2.001           | 2.354 | 2.44            | 2.87  | 2.6             | 3.058 | 6.633                        | 7.804 | 6.193                        | 7.286 | ns   |
| 10 mA                  | Slow         | 2.025           | 2.382 | 2.312           | 2.719 | 2.47            | 2.906 | 6.94                         | 8.165 | 6.412                        | 7.544 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**2.3.5.9 1.5 V LVCMOS**

LVCMOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

**Minimum and Maximum DC/AC Input and Output Levels Specification**

**Table 60 • LVCMOS 1.5 V DC Recommended Operating Conditions**

| Parameter      | Symbol           | Min   | Typ | Max   | Unit |
|----------------|------------------|-------|-----|-------|------|
| Supply voltage | V <sub>DDI</sub> | 1.425 | 1.5 | 1.575 | V    |

**Table 61 • LVCMOS 1.5 V DC Input Voltage Specification**

| Parameter   | Symbol               | Min                     | Max                     | Unit |
|---|----------------------|-------------------------|-------------------------|------|
| DC input logic high for (MSIOD and DDRIO I/O banks) | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 1.575                   | V    |
| DC input logic high (for MSIO I/O bank)             | V <sub>IH</sub> (DC) | 0.65 × V <sub>DDI</sub> | 3.45                    | V    |
| DC input logic low                                  | V <sub>IL</sub> (DC) | -0.3                    | 0.35 × V <sub>DDI</sub> | V    |
| Input current high <sup>1</sup>                     | I <sub>IH</sub> (DC) |                         |                         | -    |
| Input current low <sup>1</sup>                      | I <sub>IL</sub> (DC) |                         |                         | -    |

1. See Table 24, page 22.

**Table 62 • LVCMOS 1.5 V DC Output Voltage Specification**

| Parameter            | Symbol | Min                   | Max                   | Unit |
|----------------------|--------|-----------------------|-----------------------|------|
| DC output logic high | VOH    | $V_{DDI} \times 0.75$ |                       | V    |
| DC output logic low  | VOL    |                       | $V_{DDI} \times 0.25$ | V    |

**Table 63 • LVCMOS 1.5 V AC Minimum and Maximum Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions                                 |
|--|-----------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 235 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 160 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 220 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 64 • LVCMOS 1.5 V AC Calibrated Impedance Option**

| Parameter   | Symbol       | Typ               | Unit     |
|---|--------------|-------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CA<br>L | 75, 60,<br>50, 40 | $\Omega$ |

**Table 65 • LVCMOS 1.5 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ  | Unit     |
|--|------------|------|----------|
| Measuring/trip point   | $V_{TRIP}$ | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5    | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5    | pF       |

**Table 66 • LVCMOS 1.5 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                | $V_{OH}$ (V)          | $V_{OL}$ (V)          | IOH (at $V_{OH}$ )<br>mA | IOL (at $V_{OL}$ )<br>mA |
|------------------------|----------------|----------------|-----------------------|-----------------------|--------------------------|--------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank | Min                   | Max                   |                          |                          |
| 2 mA                   | 2 mA           | 2 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 2                        | 2                        |
| 4 mA                   | 4 mA           | 4 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 4                        | 4                        |
| 6 mA                   | 6 mA           | 6 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 6                        | 6                        |
| 8 mA                   |                | 8 mA           | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 8                        | 8                        |
|                        |                | 10 mA          | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 10                       | 10                       |
|                        |                | 12 mA          | $V_{DDI} \times 0.75$ | $V_{DDI} \times 0.25$ | 12                       | 12                       |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**Table 156 • LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit     |
|--|------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 157 • LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank**

| Output Drive Selection | $V_{OH}$ (V)<br>Min | $V_{OL}$ (V)<br>Max | $I_{OH}$ (at $V_{OH}$ ) mA | $I_{OL}$ (at $V_{OL}$ ) mA |
|------------------------|---------------------|---------------------|----------------------------|----------------------------|
| 2 mA                   | $V_{DDI} - 0.45$    | 0.45                | 2                          | 2                          |
| 4 mA                   | $V_{DDI} - 0.45$    | 0.45                | 4                          | 4                          |
| 6 mA                   | $V_{DDI} - 0.45$    | 0.45                | 6                          | 6                          |
| 8 mA                   | $V_{DDI} - 0.45$    | 0.45                | 8                          | 8                          |
| 10 mA                  | $V_{DDI} - 0.45$    | 0.45                | 10                         | 10                         |
| 12 mA                  | $V_{DDI} - 0.45$    | 0.45                | 12                         | 12                         |
| 16 mA <sup>1</sup>     | $V_{DDI} - 0.45$    | 0.45                | 16                         | 16                         |

1. 16 mA Drive Strengths, All Slews, meet LPDDR JEDEC electrical compliance.

**Table 158 • LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers)**

| ODT (On Die Termination) | -1    | -Std  | -1    | -Std | Unit |
|--------------------------|-------|-------|-------|------|------|
| None                     | 1.968 | 2.315 | 2.099 | 2.47 | ns   |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ <sup>1</sup> |       | $T_{LZ}$ <sup>1</sup> |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|-----------------------|-------|-----------------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1                    | -Std  | -1                    | -Std  |      |
| 2 mA                   | slow         | 4.234    | 4.981 | 3.646    | 4.29  | 4.245    | 4.995 | 4.908                 | 5.774 | 4.434                 | 5.216 | ns   |
|                        | medium       | 3.824    | 4.498 | 3.282    | 3.861 | 3.834    | 4.511 | 4.625                 | 5.441 | 4.116                 | 4.843 | ns   |
|                        | medium_fast  | 3.627    | 4.267 | 3.111    | 3.66  | 3.637    | 4.279 | 4.481                 | 5.272 | 3.984                 | 4.687 | ns   |
|                        | fast         | 3.605    | 4.241 | 3.097    | 3.644 | 3.615    | 4.253 | 4.472                 | 5.262 | 3.973                 | 4.674 | ns   |
| 4 mA                   | slow         | 3.923    | 4.615 | 3.314    | 3.9   | 3.918    | 4.61  | 5.403                 | 6.356 | 4.894                 | 5.757 | ns   |
|                        | medium       | 3.518    | 4.138 | 2.961    | 3.484 | 3.515    | 4.135 | 5.121                 | 6.025 | 4.561                 | 5.366 | ns   |
|                        | medium_fast  | 3.321    | 3.907 | 2.783    | 3.275 | 3.317    | 3.903 | 4.966                 | 5.843 | 4.426                 | 5.206 | ns   |
|                        | fast         | 3.301    | 3.883 | 2.77     | 3.259 | 3.296    | 3.878 | 4.957                 | 5.831 | 4.417                 | 5.196 | ns   |
| 6 mA                   | slow         | 3.71     | 4.364 | 3.104    | 3.652 | 3.702    | 4.355 | 5.62                  | 6.612 | 5.08                  | 5.977 | ns   |
|                        | medium       | 3.333    | 3.921 | 2.779    | 3.27  | 3.325    | 3.913 | 5.346                 | 6.289 | 4.777                 | 5.62  | ns   |
|                        | medium_fast  | 3.155    | 3.712 | 2.62     | 3.083 | 3.146    | 3.702 | 5.21                  | 6.13  | 4.657                 | 5.479 | ns   |
|                        | fast         | 3.134    | 3.688 | 2.608    | 3.068 | 3.125    | 3.677 | 5.202                 | 6.12  | 4.648                 | 5.468 | ns   |
| 8 mA                   | slow         | 3.619    | 4.258 | 3.007    | 3.538 | 3.607    | 4.244 | 5.815                 | 6.841 | 5.249                 | 6.175 | ns   |




### 2.3.9 DDR Module Specification

This section describes input and output DDR module and timing specifications.


#### 2.3.9.1 Input DDR Module

Figure 10 • Input DDR Module




**2.3.9.4 Output DDR Module**

**Figure 12 • Output DDR Module**



**Figure 13 • Output DDR Timing Diagram**



**2.3.9.5 Timing Characteristics**

The following table lists the output DDR propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 222 • Output DDR Propagation Delays**

| Symbol          | Description                                    | Measuring Nodes (from, to) | -1    | -Std  | Unit |
|-----------------|--|----------------------------|-------|-------|------|
| $T_{DDROCLKQ}$  | Clock-to-out of DDR for output DDR             | E, G                       | 0.263 | 0.309 | ns   |
| $T_{DDROSUDF}$  | Data_F data setup for output DDR               | F, E                       | 0.143 | 0.168 | ns   |
| $T_{DDROSUDR}$  | Data_R data setup for output DDR               | A, E                       | 0.19  | 0.223 | ns   |
| $T_{DDROHDF}$   | Data_F data hold for output DDR                | F, E                       | 0     | 0     | ns   |
| $T_{DDROHDR}$   | Data_R data hold for output DDR                | A, E                       | 0     | 0     | ns   |
| $T_{DDROSUE}$   | Enable setup for input DDR                     | B, E                       | 0.419 | 0.493 | ns   |
| $T_{DDROHE}$    | Enable hold for input DDR                      | B, E                       | 0     | 0     | ns   |
| $T_{DDROSUSLN}$ | Synchronous load setup for input DDR           | D, E                       | 0.196 | 0.231 | ns   |
| $T_{DDROHSLN}$  | Synchronous load hold for input DDR            | D, E                       | 0     | 0     | ns   |
| $T_{DDROAL2Q}$  | Asynchronous load-to-out for output DDR        | C, G                       | 0.528 | 0.621 | ns   |
| $T_{DDRORECAL}$ | Asynchronous load recovery time for output DDR | C, E                       | 0     | 0     | ns   |
| $T_{DDROREM}$   | Asynchronous load removal time for output DDR  | C, E                       | 0     | 0     | ns   |

## 2.3.11 Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. See *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for the positions of various global routing resources.

The following table lists the 150 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 225 • 150 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.83  | 0.911 | 0.831 | 0.913 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.457 | 1.588 | 1.715 | 1.869 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.131 |       | 0.154 | ns   |

The following table lists the 090 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 226 • 090 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.835 | 0.888 | 0.833 | 0.886 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.405 | 1.489 | 1.654 | 1.752 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.098 | ns   |

The following table lists the 050 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 227 • 050 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.827 | 0.897 | 0.826 | 0.896 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.419 | 1.53  | 1.671 | 1.8   | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.111 |       | 0.129 | ns   |

The following table lists the 025 device global resources in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 228 • 025 Device Global Resource**

| Parameter                         | Symbol      | -1    |       | -Std  |       | Unit |
|-----------------------------------|-------------|-------|-------|-------|-------|------|
|                                   |             | Min   | Max   | Min   | Max   |      |
| Input low delay for global clock  | $T_{RCKL}$  | 0.747 | 0.799 | 0.745 | 0.797 | ns   |
| Input high delay for global clock | $T_{RCKH}$  | 1.294 | 1.378 | 1.522 | 1.621 | ns   |
| Maximum skew for global clock     | $T_{RCKSW}$ |       | 0.084 |       | 0.099 | ns   |

**Table 241 •  $\mu$ SRAM (RAM256x4) in 256 x 4 Mode (continued)**

| Parameter               | Symbol        | -1    |     | -Std  |     | Unit |
|-------------------------|---------------|-------|-----|-------|-----|------|
|                         |               | Min   | Max | Min   | Max |      |
| Write address hold time | $T_{ADDRCHD}$ | 0.245 |     | 0.288 |     | ns   |
| Write enable setup time | $T_{WECSU}$   | 0.397 |     | 0.467 |     | ns   |
| Write enable hold time  | $T_{WECHD}$   | -0.03 |     | -0.03 |     | ns   |
| Maximum frequency       | $F_{MAX}$     |       | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 512 x 2 mode in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 242 •  $\mu$ SRAM (RAM512x2) in 512 x 2 Mode**

| Parameter   | Symbol          | -1    |       | -Std  |       | Unit |
|---|-----------------|-------|-------|-------|-------|------|
|   |                 | Min   | Max   | Min   | Max   |      |
| Read clock period   | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period  | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high  | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low   | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register   | $T_{CLK2Q}$     |       | 0.27  |       | 0.31  | ns   |
| Read access time without pipeline register  |                 |       |       | 1.76  |       | 2.08 |
| Read address setup time in synchronous mode   | $T_{ADDRSU}$    | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode  |                 |       | 1.96  |       | 2.306 |      |
| Read address hold time in synchronous mode  | $T_{ADDRHD}$    | 0.137 |       | 0.161 |       | ns   |
| Read address hold time in asynchronous mode   |                 |       | -0.58 |       | -0.68 |      |
| Read enable setup time  | $T_{RDENSU}$    | 0.278 |       | 0.327 |       | ns   |
| Read enable hold time   | $T_{RDENHD}$    | 0.057 |       | 0.067 |       | ns   |
| Read block select setup time  | $T_{BLKSU}$     | 1.839 |       | 2.163 |       | ns   |
| Read block select hold time   | $T_{BLKHD}$     | -0.65 |       | -0.77 |       | ns   |
| Read block select to out disable time (when pipelined register is disabled)           | $T_{BLK2Q}$     |       | 2.14  |       | 2.52  | ns   |
| Read asynchronous reset removal time (pipelined clock)                                | $T_{RSTREM}$    | -0.02 |       | -0.03 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            |                 |       | 0.046 |       | 0.054 |      |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$    | 0.507 |       | 0.597 |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                 |       | 0.236 |       | 0.278 |      |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$       |       | 0.83  |       | 0.98  | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$    | 0.271 |       | 0.319 |       | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$    | 0.061 |       | 0.071 |       | ns   |

**Table 245 • JTAG Programming (eNVM Only)**

| <b>M2S/M2GL</b> |                         |                |               |             |
|-----------------|-------------------------|----------------|---------------|-------------|
| <b>Device</b>   | <b>Image size Bytes</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
| 005             | 137536                  | 39             | 4             | Sec         |
| 010             | 274816                  | 78             | 9             | Sec         |
| 025             | 274816                  | 78             | 9             | Sec         |
| 050             | 278528                  | 84             | 8             | Sec         |
| 060             | 268480                  | 76             | 8             | Sec         |
| 090             | 544496                  | 154            | 15            | Sec         |
| 150             | 544496                  | 155            | 15            | Sec         |

**Table 246 • JTAG Programming (Fabric and eNVM)**

| <b>M2S/M2GL</b> |                         |                |               |             |
|-----------------|-------------------------|----------------|---------------|-------------|
| <b>Device</b>   | <b>Image size Bytes</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
| 005             | 439296                  | 59             | 11            | Sec         |
| 010             | 842688                  | 107            | 20            | Sec         |
| 025             | 1497408                 | 120            | 35            | Sec         |
| 050             | 2695168                 | 162            | 59            | Sec         |
| 060             | 2686464                 | 158            | 70            | Sec         |
| 090             | 4190208                 | 266            | 147           | Sec         |
| 150             | 6682768                 | 316            | 231           | Sec         |

**Table 247 • 2 Step IAP Programming (Fabric Only)**

| <b>M2S/M2GL</b> |                         |                     |                |               |             |
|-----------------|-------------------------|---------------------|----------------|---------------|-------------|
| <b>Device</b>   | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
| 005             | 302672                  | 4                   | 17             | 6             | Sec         |
| 010             | 568784                  | 7                   | 23             | 12            | Sec         |
| 025             | 1223504                 | 14                  | 33             | 23            | Sec         |
| 050             | 2424832                 | 29                  | 52             | 40            | Sec         |
| 060             | 2418896                 | 39                  | 61             | 50            | Sec         |
| 090             | 3645968                 | 60                  | 84             | 73            | Sec         |
| 150             | 6139184                 | 100                 | 132            | 120           | Sec         |

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) (continued)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update | Programming<br>Recovery | Unit |
|--------------------|---------------------|-------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz      | 12.5 MHz                |      |
| 150                | 161                 | 161         | 161                     | Sec  |

**Table 255 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update   | Programming<br>Recovery | Unit |
|--------------------|---------------------|---------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz        | 12.5 MHz                |      |
| 005                | 47                  | 27            | 28                      | Sec  |
| 010                | 77                  | 35            | 35                      | Sec  |
| 025                | 150                 | 42            | 41                      | Sec  |
| 050                | 33 <sup>1</sup>     | Not Supported | Not Supported           | Sec  |
| 060                | 291                 | 83            | 82                      | Sec  |
| 090                | 427                 | 109           | 108                     | Sec  |
| 150                | 708                 | 157           | 160                     | Sec  |
| 005                | 41                  | 48            | 49                      | Sec  |
| 010                | 86                  | 87            | 87                      | Sec  |
| 025                | 87                  | 85            | 86                      | Sec  |
| 050                | 85                  | Not Supported | Not Supported           | Sec  |
| 060                | 78                  | 86            | 86                      | Sec  |
| 090                | 154                 | 162           | 162                     | Sec  |
| 150                | 161                 | 161           | 161                     | Sec  |
| 005                | 87                  | 67            | 66                      | Sec  |
| 010                | 161                 | 113           | 113                     | Sec  |
| 025                | 229                 | 120           | 121                     | Sec  |
| 050                | 112                 | Not Supported | Not Supported           | Sec  |
| 060                | 368                 | 161           | 158                     | Sec  |
| 090                | 582                 | 261           | 260                     | Sec  |
| 150                | 867                 | 309           | 310                     | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

## 2.3.14 Math Block Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC math block supports 18×18 signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently. The following table lists the math blocks with all registers used in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 268 • Math Blocks with all Registers Used**

| Parameter                           | Symbol          | -1     |       | -Std   |       | Unit |
|-------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                     |                 | Min    | Max   | Min    | Max   |      |
| Input, control register setup time  | $T_{MISU}$      | 0.149  |       | 0.176  |       | ns   |
| Input, control register hold time   | $T_{MIHD}$      | 1.68   |       | 1.976  |       | ns   |
| CDIN input setup time               | $T_{MOCDINSU}$  | 0.185  |       | 0.218  |       | ns   |
| CDIN input hold time                | $T_{MOCDINHHD}$ | 0.08   |       | 0.094  |       | ns   |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | -0.419 |       | -0.493 |       | ns   |
| Synchronous reset/enable hold time  | $T_{MSRSTENHD}$ | 0.011  |       | 0.013  |       | ns   |
| Asynchronous reset removal time     | $T_{MARSTREM}$  | 0      |       | 0      |       | ns   |
| Asynchronous reset recovery time    | $T_{MARSTREC}$  | 0.088  |       | 0.104  |       | ns   |
| Output register clock to out delay  | $T_{MOCQ}$      |        | 0.232 |        | 0.273 | ns   |
| CLK minimum period                  | $T_{MCLKMP}$    | 2.245  |       | 2.641  |       | ns   |

The following table lists the math blocks with input bypassed and output registers used in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 269 • Math Block with Input Bypassed and Output Registers Used**

| Parameter                           | Symbol          | -1     |       | -Std   |       | Unit |
|-------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                     |                 | Min    | Max   | Min    | Max   |      |
| Output register setup time          | $T_{MOSU}$      | 2.294  |       | 2.699  |       | ns   |
| Output register hold time           | $T_{MOHD}$      | 1.68   |       | 1.976  |       | ns   |
| CDIN input setup time               | $T_{MOCDINSU}$  | 0.115  |       | 0.136  |       | ns   |
| CDIN input hold time                | $T_{MOCDINHHD}$ | -0.444 |       | -0.522 |       | ns   |
| Synchronous reset/enable setup time | $T_{MSRSTENSU}$ | -0.419 |       | -0.493 |       | ns   |
| Synchronous reset/enable hold time  | $T_{MSRSTENHD}$ | 0.011  |       | 0.013  |       | ns   |
| Asynchronous reset removal time     | $T_{MARSTREM}$  | 0      |       | 0      |       | ns   |
| Asynchronous reset recovery time    | $T_{MARSTREC}$  | 0.014  |       | 0.017  |       | ns   |
| Output register clock to out delay  | $T_{MOCQ}$      |        | 0.232 |        | 0.273 | ns   |
| CLK minimum period                  | $T_{MCLKMP}$    | 2.179  |       | 2.563  |       | ns   |



### 2.3.30 SerDes Electrical and Timing AC and DC Characteristics

PCIe is a high-speed, packet-based, point-to-point, low-pin-count, serial interconnect bus. The IGLOO2 and SmartFusion2 SoC FPGAs has up to four hard high-speed serial interface blocks. Each SerDes block contains a PCIe system block. The PCIe system is connected to the SerDes block.

The following table lists the transmitter parameters in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 296 • Transmitter Parameters**


| Symbol        | Description  | Min   | Max           | Unit          |
|---------------|--|-------|---------------|---------------|
| VTX-DIFF-PP   | Differential swing (2.5 Gbps, 5.0 Gbps)                          | 0.8   | 1.2           | V             |
| VTX-CM-AC-P   | Output common mode voltage (2.5 Gbps)                            |       | 20            | mV            |
| VTX-CM-AC-PP  | Output common mode voltage (5.0 Gbps)                            |       | 100           | mV            |
| VTX-RISE-FALL | Rise and fall time (20% to 80%, 2.5 Gbps)                        | 0.125 |               | UI            |
|               | Rise and fall time (20% to 80%, 5.0 Gbps)                        | 0.15  |               | UI            |
| ZTX-DIFF-DC   | Output impedance–differential                                    | 80    | 120           | $\Omega$      |
| LTX-SKEW      | Lane-to-lane TX skew within a SerDes block (2.5 Gbps)            |       | 500 ps + 2 UI | ps            |
|               | Lane-to-lane TX skew within a SerDes block (5.0 Gbps)            |       | 500 ps + 4 UI | ps            |
| RLTX-DIFF     | Return loss differential mode (2.5 Gbps)                         | –10   |               | dB            |
|               | Return loss differential mode (5.0 Gbps)<br>0.05 GHz to 1.25 GHz | –10   |               | dB            |
|               | 1.25 GHz to 2.5 GHz  | –8    |               | dB            |
| RLTX-CM       | Return loss common mode (2.5 Gbps, 5.0 Gbps)                     | –6    |               | dB            |
| TX-LOCK-RST   | Transmit PLL lock time from reset                                |       | 10            | $\mu\text{s}$ |
| VTX-AMP       | 100 mV setting   | 90    | 150           | mV            |
|               | 400 mV setting   | 320   | 480           | mV            |
|               | 800 mV setting   | 660   | 940           | mV            |
|               | 1200 mV setting  | 950   | 1400          | mV            |

**Table 305 • SPI Characteristics for All Devices (continued)**

| Symbol   | Description  | Min                         | Typ   | Max | Unit | Conditions   |
|--|--|-----------------------------|-------|-----|------|--|
| sp5  | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%–90%) <sup>1</sup> |                             | 2.906 |     | ns   | IO Configuration:<br>LVCMOS 2.5 V-8 mA<br>AC Loading: 35 pF<br>Test Conditions:<br>Typical Voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |  |                             |       |     |      |  |
| sp6m   | SPI_[0 1]_DO setup time <sup>2</sup>                                       | (SPI_x_CLK_period/2) – 8.0  |       |     | ns   |  |
| sp7m   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 2.5  |       |     | ns   |  |
| sp8m   | SPI_[0 1]_DI setup time <sup>2</sup>                                       | 12                          |       |     | ns   |  |
| sp9m   | SPI_[0 1]_DI hold time <sup>2</sup>  | 2.5                         |       |     | ns   |  |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |  |                             |       |     |      |  |
| sp6s   | SPI_[0 1]_DO setup time <sup>2</sup>                                       | (SPI_x_CLK_period/2) – 17.0 |       |     | ns   |  |
| sp7s   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) + 3.0  |       |     | ns   |  |
| sp8s   | SPI_[0 1]_DI setup time <sup>2</sup>                                       | 2                           |       |     | ns   |  |
| sp9s   | SPI_[0 1]_DI hold time <sup>2</sup>  | 7                           |       |     | ns   |  |
| SPI master configuration (applicable for 060, 090, and 150 devices)      |  |                             |       |     |      |  |
| sp6m   | SPI_[0 1]_DO setup time <sup>2</sup>                                       | (SPI_x_CLK_period/2) – 7.0  |       |     | ns   |  |
| sp7m   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 9.5  |       |     | ns   |  |
| sp8m   | SPI_[0 1]_DI setup time <sup>2</sup>                                       | 15                          |       |     | ns   |  |
| sp9m   | SPI_[0 1]_DI hold time <sup>2</sup>  | –2.5                        |       |     | ns   |  |
| SPI slave configuration (applicable for 060, 090, and 150 devices)       |  |                             |       |     |      |  |
| sp6s   | SPI_[0 1]_DO setup time <sup>2</sup>                                       | (SPI_x_CLK_period/2) – 16.0 |       |     | ns   |  |
| sp7s   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 3.5  |       |     | ns   |  |
| sp8s   | SPI_[0 1]_DI setup time <sup>2</sup>                                       | 3                           |       |     | ns   |  |
| sp9s   | SPI_[0 1]_DI hold time <sup>2</sup>  | 2.5                         |       |     | ns   |  |

1. For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2. For allowable pclk configurations, see Serial Peripheral Interface Controller section in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*.

Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)



### 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

Table 306 • CAN Controller Characteristics

| Parameter               | Description                                      | -1   | -Std | Unit |
|-------------------------|--|------|------|------|
| FCANREFCLK <sup>1</sup> | Internally sourced CAN reference clock frequency | 160  | 136  | MHz  |
| BAUDCANMAX              | Maximum CAN performance baud rate                | 1    | 1    | Mbps |
| BAUDCANMIN              | Minimum CAN performance baud rate                | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

### 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

Table 307 • USB Characteristics

| Parameter  | Description                                      | -1    | -Std  | Unit |
|------------|--|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166   | 142   | MHz  |
| TUSBCLK    | USB clock period                                 | 16.66 | 16.66 | ns   |
| TUSBPD     | Clock to USB data propagation delay              | 9.0   | 9.0   | ns   |
| TUSBSU     | Setup time for USB data                          | 6.0   | 6.0   | ns   |
| TUSBHD     | Hold time for USB data                           | 0     | 0     | ns   |

## 2.3.34 MMUART Characteristics

The following table lists the MMUART characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 308 • MMUART Characteristics**

| Parameter       | Description  | -1     | -Std  | Unit |
|-----------------|--|--------|-------|------|
| FMMUART_REF_CLK | Internally sourced MMUART reference clock frequency. | 166    | 142   | MHz  |
| BAUDMMUARTTx    | Maximum transmit baud rate                           | 10.375 | 8.875 | Mbps |
| BAUDMMUARTRx    | Maximum receive baud rate                            | 10.375 | 8.875 | Mbps |

## 2.3.35 IGLOO2 Specifications

### 2.3.35.1 HPMS Clock Frequency

The following table lists the maximum frequency for HPMS main clock in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 309 • Maximum Frequency for HPMS Main Clock**

| Symbol   | Description                               | -1  | -Std | Unit |
|----------|---|-----|------|------|
| HPMS_CLK | Maximum frequency for the HPMS main clock | 166 | 142  | MHz  |

### 2.3.35.2 IGLOO2 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_0\_CLK. For timing parameter definitions, see Figure 23, page 131.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 310 • SPI Characteristics for All Devices**

| Symbol                   | Description                                  | Min  | Typ | Max           | Unit          | Conditions |
|--------------------------|--|------|-----|---------------|---------------|------------|
| SPIFMAX                  | Maximum operating frequency of SPI interface |      |     | 20            | MHz           |            |
| sp1                      | SPI_[0 1]_CLK minimum period                 |      |     |               |               |            |
|                          | SPI_[0 1]_CLK = PCLK/2                       | 12   |     |               | ns            |            |
|                          | SPI_[0 1]_CLK = PCLK/4                       | 24.1 |     |               | ns            |            |
|                          | SPI_[0 1]_CLK = PCLK/8                       | 48.2 |     |               | ns            |            |
|                          | SPI_[0 1]_CLK = PCLK/16                      | 0.1  |     |               | $\mu\text{s}$ |            |
|                          | SPI_[0 1]_CLK = PCLK/32                      | 0.19 |     |               | $\mu\text{s}$ |            |
|                          | SPI_[0 1]_CLK = PCLK/64                      | 0.39 |     |               | $\mu\text{s}$ |            |
| SPI_[0 1]_CLK = PCLK/128 | 0.77   |      |     | $\mu\text{s}$ |               |            |

**Table 310 • SPI Characteristics for All Devices (continued)**

| Symbol   | Description  | Min                         | Typ   | Max | Unit | Conditions   |
|--|--|-----------------------------|-------|-----|------|--|
| sp2  | SPI_[0 1]_CLK minimum pulse width high   |                             |       |     |      |  |
|  | SPI_[0 1]_CLK = PCLK/2   | 6                           |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/4   | 12.05                       |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/8   | 24.1                        |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/16  | 0.05                        |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/32  | 0.095                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/64  | 0.195                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/128   | 0.385                       |       |     | µs   |  |
| sp3  | SPI_[0 1]_CLK minimum pulse width low  |                             |       |     |      |  |
|  | SPI_[0 1]_CLK = PCLK/2   | 6                           |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/4   | 12.05                       |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/8   | 24.1                        |       |     | ns   |  |
|  | SPI_[0 1]_CLK = PCLK/16  | 0.05                        |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/32  | 0.095                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/64  | 0.195                       |       |     | µs   |  |
|  | SPI_[0 1]_CLK = PCLK/128   | 0.385                       |       |     | µs   |  |
| sp4  | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>rise time (10%–90%) <sup>1</sup> |                             | 2.77  |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| sp5  | SPI_[0 1]_CLK,<br>SPI_[0 1]_DO, SPI_[0 1]_SS<br>fall time (10%–90%) <sup>1</sup> |                             | 2.906 |     | ns   | I/O Configuration:<br>LVCMOS 2.5 V -<br>8 mA<br>AC loading: 35 pF<br>test conditions:<br>Typical voltage,<br>25 °C |
| SPI master configuration (applicable for 005, 010, 025, and 050 devices) |  |                             |       |     |      |  |
| sp6m   | SPI_[0 1]_DO setup time <sup>2</sup>   | (SPI_x_CLK_period/2) – 8.0  |       |     | ns   |  |
| sp7m   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) – 2.5  |       |     | ns   |  |
| sp8m   | SPI_[0 1]_DI setup time <sup>2</sup>   | 12                          |       |     | ns   |  |
| sp9m   | SPI_[0 1]_DI hold time <sup>2</sup>  | 2.5                         |       |     | ns   |  |
| SPI slave configuration (applicable for 005, 010, 025, and 050 devices)  |  |                             |       |     |      |  |
| sp6s   | SPI_[0 1]_DO setup time <sup>2</sup>   | (SPI_x_CLK_period/2) – 17.0 |       |     | ns   |  |
| sp7s   | SPI_[0 1]_DO hold time <sup>2</sup>  | (SPI_x_CLK_period/2) + 3.0  |       |     | ns   |  |
| sp8s   | SPI_[0 1]_DI setup time <sup>2</sup>   | 2                           |       |     | ns   |  |
| sp9s   | SPI_[0 1]_DI hold time <sup>2</sup>  | 7                           |       |     | ns   |  |