



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 512KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB  |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 90K Logic Modules  |
| Operating Temperature   | 0°C ~ 85°C (TJ)   |
| Package / Case          | 676-BGA   |
| Supplier Device Package | 676-FBGA (27x27)  |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s090ts-fg676">https://www.e-xfl.com/product-detail/microchip-technology/m2s090ts-fg676</a> |

|           |   |    |
|-----------|---|----|
| Table 161 | LVDS DC Input Voltage Specification   | 55 |
| Table 162 | LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 56 |
| Table 163 | LVDS DC Output Voltage Specification  | 56 |
| Table 164 | LVDS DC Differential Voltage Specification  | 56 |
| Table 165 | LVDS Minimum and Maximum AC Switching Speed   | 56 |
| Table 166 | LVDS AC Impedance Specifications  | 56 |
| Table 167 | LVDS AC Test Parameter Specifications   | 56 |
| Table 168 | LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 57 |
| Table 169 | LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 170 | LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)  | 57 |
| Table 171 | LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 172 | LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                       | 57 |
| Table 173 | B-LVDS Recommended DC Operating Conditions  | 58 |
| Table 174 | B-LVDS DC Input Voltage Specification   | 58 |
| Table 175 | B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)   | 58 |
| Table 176 | B-LVDS DC Differential Voltage Specification  | 58 |
| Table 177 | B-LVDS Minimum and Maximum AC Switching Speed   | 58 |
| Table 178 | B-LVDS AC Impedance Specifications  | 58 |
| Table 179 | B-LVDS AC Test Parameter Specifications   | 58 |
| Table 180 | B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                        | 59 |
| Table 181 | B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)                       | 59 |
| Table 182 | B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 59 |
| Table 183 | M-LVDS Recommended DC Operating Conditions  | 59 |
| Table 184 | M-LVDS DC Input Voltage Specification   | 59 |
| Table 185 | M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                      | 60 |
| Table 186 | M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)                     | 60 |
| Table 187 | M-LVDS Differential Voltage Specification   | 60 |
| Table 188 | M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank   | 60 |
| Table 189 | M-LVDS AC Impedance Specifications  | 60 |
| Table 190 | M-LVDS AC Test Parameter Specifications   | 60 |
| Table 191 | Mini-LVDS Recommended DC Operating Conditions   | 61 |
| Table 192 | Mini-LVDS DC Input Voltage Specification  | 61 |
| Table 193 | Mini-LVDS DC Output Voltage Specification   | 61 |
| Table 194 | Mini-LVDS DC Differential Voltage Specification   | 61 |
| Table 195 | Mini-LVDS Minimum and Maximum AC Switching Speed  | 61 |
| Table 196 | M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                     | 61 |
| Table 197 | M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 61 |
| Table 198 | Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                   | 62 |
| Table 199 | Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)    | 62 |
| Table 200 | Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 62 |
| Table 201 | Mini-LVDS AC Impedance Specifications   | 62 |
| Table 202 | Mini-LVDS AC Test Parameter Specifications  | 62 |
| Table 203 | RSDS Recommended DC Operating Conditions  | 63 |
| Table 204 | RSDS DC Input Voltage Specification   | 63 |
| Table 205 | RSDS DC Output Voltage Specification  | 63 |
| Table 206 | RSDS Differential Voltage Specification   | 63 |
| Table 207 | RSDS Minimum and Maximum AC Switching Speed   | 63 |
| Table 208 | RSDS AC Impedance Specifications  | 63 |
| Table 209 | RSDS AC Test Parameter Specifications   | 63 |
| Table 210 | RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                        | 64 |
| Table 211 | RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                       | 64 |
| Table 212 | RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)       | 64 |
| Table 213 | RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)      | 64 |

|           |   |     |
|-----------|---|-----|
| Table 273 | eNVM Page Programming   | 104 |
| Table 274 | SRAM PUF  | 105 |
| Table 275 | Non-Deterministic Random Bit Generator (NRBG)                                   | 106 |
| Table 276 | Cryptographic Block Characteristics   | 106 |
| Table 277 | Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)  | 107 |
| Table 278 | Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) | 108 |
| Table 279 | Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)   | 108 |
| Table 280 | Electrical Characteristics of the 50 MHz RC Oscillator                          | 109 |
| Table 281 | Electrical Characteristics of the 1 MHz RC Oscillator                           | 109 |
| Table 282 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification                         | 110 |
| Table 283 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications                 | 111 |
| Table 284 | JTAG 1532 for 005, 010, 025, and 050 Devices                                    | 112 |
| Table 285 | JTAG 1532 for 060, 090, and 150 Devices   | 112 |
| Table 286 | System Controller SPI Characteristics for All Devices                           | 113 |
| Table 287 | Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)     | 113 |
| Table 288 | Power-up to Functional Times for SmartFusion2                                   | 114 |
| Table 289 | Power-up to Functional Times for IGLOO2   | 115 |
| Table 290 | DEVRST_N Characteristics for All Devices  | 116 |
| Table 291 | DEVRST_N to Functional Times for SmartFusion2                                   | 116 |
| Table 292 | DEVRST_N to Functional Times for IGLOO2   | 118 |
| Table 293 | Flash*Freeze Entry and Exit Times   | 119 |
| Table 294 | DDR Memory Interface Characteristics  | 120 |
| Table 295 | SFP Transceiver Electrical Characteristics                                      | 120 |
| Table 296 | Transmitter Parameters  | 121 |
| Table 297 | Receiver Parameters   | 122 |
| Table 298 | SerDes Protocol Compliance  | 122 |
| Table 299 | SerDes Reference Clock AC Specifications  | 123 |
| Table 300 | HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only)     | 123 |
| Table 301 | HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) | 123 |
| Table 302 | Maximum Frequency for MSS Main Clock  | 123 |
| Table 303 | I2C Characteristics   | 124 |
| Table 304 | I2C Switching Characteristics   | 125 |
| Table 305 | SPI Characteristics for All Devices   | 126 |
| Table 306 | CAN Controller Characteristics  | 128 |
| Table 307 | USB Characteristics   | 128 |
| Table 308 | MMUART Characteristics  | 129 |
| Table 309 | Maximum Frequency for HPMS Main Clock   | 129 |
| Table 310 | SPI Characteristics for All Devices   | 129 |

## 1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see Table 9, page 10 (SAR 62002).

## 1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- Table 1, page 4 was updated (SAR 59056).
- Table 7, page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – Table 5, page 7, Table 7, page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in Table 9, page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to Table 9, page 10 (SAR 59384).
- TQ144 package was added to Table 9, page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to Table 11, page 12 and Table 12, page 13 (SAR 59077).
- Table 13, page 13, Table 14, page 13, and Table 15, page 14 were added to verify Inrush currents (SAR 56348).
- Table 18, page 19 and Table 21, page 20 – I/O speeds were replaced.
- Max speed was changed in Table 41, page 26 (SAR 57221) and in Table 52, page 29 (SAR 57113).
- Minimum and Maximum DC/AC Input and Output Levels Specification, page 29 and Table 49, page 29–Table 57, page 31 were added.
- Added Cload to Table 89, page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement Table 123, page 47, Table 133, page 49, and Table 144, page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR\_IN latch in Figure 10, page 70 (SAR 61418).
- QF waveform in Figure 11, page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in Table 237, page 86–Table 243, page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the Embedded NVM (eNVM) Characteristics, page 104 was added. Table 277, page 107–Table 281, page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to Table 282, page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in Table 282, page 110 and Table 283, page 111 (SAR 60799).
- Device 025 specifications were added to Table 283, page 111 (SAR 51625).
- JTAG Table 284, page 112 was replaced (SAR 51188).
- Flash\*Freeze Table 293, page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in Table 300, page 123 and Table 301, page 123 (SAR 50748).
- Tir and Tif parameters were added to Table 303, page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

## 1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.

## 2 IGLOO2 FPGA and SmartFusion2 SoC FPGA

Microsemi's mainstream SmartFusion<sup>®</sup>2 SoC and IGLOO<sup>®</sup>2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated math blocks, multiple embedded memory blocks, and high-performance SerDes communication interfaces on a single chip. Both families benefit from low-power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to 5 MBs of embedded RAM, up to 16 SerDes lanes, and up to four PCI Express Gen 2 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 devices integrate an entire low-power, real-time microcontroller subsystem (MSS) with a rich set of industry-standard peripherals including Ethernet, USB, and CAN, while IGLOO2 devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

### 2.1 Device Status

The following table shows the design security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 1 • IGLOO2 and SmartFusion2 Design Security Densities**

| Design Security Device Densities | Status     |
|----------------------------------|------------|
| 005                              | Production |
| 010, 010T                        | Production |
| 025, 025T                        | Production |
| 050, 050T                        | Production |
| 060, 060T                        | Production |
| 090, 090T                        | Production |
| 150, 150T                        | Production |

The following table shows the data security densities and development status of the IGLOO2 FPGA and SmartFusion2 SoC FPGA devices.

**Table 2 • IGLOO2 and SmartFusion2 Data Security Densities**

| Data Security Device Densities | Status     |
|--------------------------------|------------|
| 005S                           | Production |
| 010TS                          | Production |
| 025TS                          | Production |
| 050TS                          | Production |
| 060TS                          | Production |
| 090TS                          | Production |
| 150TS                          | Production |

**Figure 1 • High Temperature Data Retention (HTR)****2.3.1.1 Overshoot/Undershoot Limits**

For AC signals, the input signal may undershoot during transitions to  $-1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

For AC signals, the input signal may overshoot during transitions to  $V_{CC1} + 1.0$  V for no longer than 10% of the period. The current during the transition must not exceed 100 mA.

**Note:** The above specifications do not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant with the PCI standard including the PCI overshoot/undershoot specifications.

**2.3.1.2 Thermal Characteristics**

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption causes the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ1 through EQ3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 1

$$\theta_{JB} = \frac{T_J - T_B}{P}$$

EQ 2

$$\theta_{JC} = \frac{T_J - T_C}{P}$$

EQ 3

### 2.3.5.7 2.5 V LVCMOS

LVCMOS 2.5 V is a general standard for 2.5 V applications and is supported in IGLOO2 FPGA and SmartFusion2 SoC FPGAs that are in compliance with the JEDEC specification JESD8-5A.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 38 • LVCMOS 2.5 V DC Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 39 • LVCMOS 2.5 V DC Input Voltage Specification**

| Parameter   | Symbol        | Min  | Max   | Unit |
|---|---------------|------|-------|------|
| DC input logic high (for MSIOD and DDRIO I/O banks) | $V_{IH}$ (DC) | 1.7  | 2.625 | V    |
| DC input logic high (for MSIO I/O bank)             | $V_{IH}$ (DC) | 1.7  | 3.45  | V    |
| DC input logic low                                  | $V_{IL}$ (DC) | -0.3 | 0.7   | V    |
| Input current high <sup>1</sup>                     | $I_{IH}$ (DC) |      |       |      |
| Input current low <sup>1</sup>                      | $I_{IL}$ (DC) |      |       |      |

1. See Table 24, page 22.

**Table 40 • LVCMOS 2.5 V DC Output Voltage Specification**

| Parameter            | Symbol                | Min             | Max | Unit |
|----------------------|-----------------------|-----------------|-----|------|
| DC output logic high | $V_{OH}$ <sup>1</sup> | $V_{DDI} - 0.4$ | -   | V    |
| DC output logic low  | $V_{OL}$ <sup>2</sup> |                 | 0.4 | V    |

1. The VOH/VOL test points selected ensure compliance with LVCMOS 2.5 V JEDEC8-5A requirements.

**Table 41 • LVCMOS 2.5 V AC Minimum and Maximum Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions                                 |
|--|-----------|-----|------|--|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 410 | Mbps | AC loading: 17 pF load, maximum drive/slew |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 420 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 42 • LVCMOS 2.5 V AC Calibrated Impedance Option**

| Parameter   | Symbol   | Typ                    | Unit     |
|---|----------|------------------------|----------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | Rodt_cal | 75, 60, 50, 33, 25, 20 | $\Omega$ |

**Table 46 • LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)**  
(continued)

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 4 mA                   | Slow         | 3.095    | 3.641 | 2.705    | 3.182 | 3.088    | 3.633 | 4.738      | 5.575 | 4.348      | 5.116 | ns   |
|                        | Medium       | 2.825    | 3.324 | 2.488    | 2.927 | 2.823    | 3.321 | 4.492      | 5.285 | 4.063      | 4.781 | ns   |
|                        | Medium fast  | 2.701    | 3.178 | 2.384    | 2.804 | 2.698    | 3.173 | 4.364      | 5.135 | 3.945      | 4.642 | ns   |
|                        | Fast         | 2.69     | 3.165 | 2.377    | 2.796 | 2.687    | 3.161 | 4.359      | 5.129 | 3.94       | 4.636 | ns   |
| 6 mA                   | Slow         | 2.919    | 3.434 | 2.491    | 2.93  | 2.902    | 3.414 | 5.085      | 5.983 | 4.674      | 5.5   | ns   |
|                        | Medium       | 2.65     | 3.118 | 2.279    | 2.681 | 2.642    | 3.108 | 4.845      | 5.701 | 4.375      | 5.148 | ns   |
|                        | Medium fast  | 2.529    | 2.975 | 2.176    | 2.56  | 2.521    | 2.965 | 4.724      | 5.558 | 4.259      | 5.011 | ns   |
|                        | Fast         | 2.516    | 2.96  | 2.168    | 2.551 | 2.508    | 2.95  | 4.717      | 5.55  | 4.251      | 5.002 | ns   |
| 8 mA                   | Slow         | 2.863    | 3.368 | 2.427    | 2.855 | 2.844    | 3.346 | 5.196      | 6.114 | 4.769      | 5.612 | ns   |
|                        | Medium       | 2.599    | 3.058 | 2.217    | 2.608 | 2.59     | 3.047 | 4.952      | 5.827 | 4.471      | 5.261 | ns   |
|                        | Medium fast  | 2.483    | 2.921 | 2.114    | 2.487 | 2.473    | 2.91  | 4.832      | 5.685 | 4.364      | 5.134 | ns   |
|                        | Fast         | 2.467    | 2.902 | 2.106    | 2.478 | 2.457    | 2.89  | 4.826      | 5.678 | 4.348      | 5.116 | ns   |
| 12 mA                  | Slow         | 2.747    | 3.232 | 2.296    | 2.701 | 2.724    | 3.204 | 5.39       | 6.342 | 4.938      | 5.81  | ns   |
|                        | Medium       | 2.493    | 2.934 | 2.102    | 2.473 | 2.483    | 2.921 | 5.166      | 6.078 | 4.65       | 5.471 | ns   |
|                        | Medium fast  | 2.382    | 2.803 | 2.006    | 2.36  | 2.371    | 2.789 | 5.067      | 5.962 | 4.546      | 5.349 | ns   |
|                        | Fast         | 2.369    | 2.787 | 1.999    | 2.352 | 2.357    | 2.773 | 5.063      | 5.958 | 4.538      | 5.339 | ns   |
| 16 mA                  | Slow         | 2.677    | 3.149 | 2.213    | 2.604 | 2.649    | 3.116 | 5.575      | 6.56  | 5.08       | 5.977 | ns   |
|                        | Medium       | 2.432    | 2.862 | 2.028    | 2.386 | 2.421    | 2.848 | 5.372      | 6.32  | 4.801      | 5.649 | ns   |
|                        | Medium fast  | 2.324    | 2.734 | 1.937    | 2.278 | 2.311    | 2.718 | 5.297      | 6.233 | 4.7        | 5.531 | ns   |
|                        | Fast         | 2.313    | 2.721 | 1.929    | 2.269 | 2.3      | 2.706 | 5.296      | 6.231 | 4.699      | 5.529 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 47 • LVCMOS 2.5 V Transmitter Characteristics for MSIO Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.48     | 4.095 | 3.855    | 4.534 | 3.785    | 4.453 | 2.12       | 2.494 | 3.45       | 4.059 | ns   |
| 4 mA                   | Slow         | 2.583    | 3.039 | 3.042    | 3.579 | 3.138    | 3.691 | 4.143      | 4.874 | 4.687      | 5.513 | ns   |
| 6 mA                   | Slow         | 2.392    | 2.815 | 2.669    | 3.139 | 2.82     | 3.317 | 4.909      | 5.775 | 5.083      | 5.98  | ns   |
| 8 mA                   | Slow         | 2.309    | 2.717 | 2.565    | 3.017 | 2.74     | 3.223 | 5.812      | 6.837 | 5.523      | 6.497 | ns   |
| 12 mA                  | Slow         | 2.333    | 2.745 | 2.437    | 2.867 | 2.626    | 3.089 | 6.131      | 7.213 | 5.712      | 6.72  | ns   |
| 16 mA                  | Slow         | 2.412    | 2.838 | 2.335    | 2.747 | 2.533    | 2.979 | 6.54       | 7.694 | 6.007      | 7.067 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.



**Table 77 • LVCMOS 1.2 V AC Calibrated Impedance Option**

| Parameter   | Symbol   | Typ            | Unit |
|---|----------|----------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 40 | Ω    |

**Table 78 • LVCMOS 1.2 V AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point  | V <sub>TRIP</sub> | 0.6 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K  | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5   | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5   | pF   |

**Table 79 • LVCMOS 1.2 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                | V <sub>OH</sub> (V)     | V <sub>OL</sub> (V)     | IOH (at V <sub>OH</sub> )<br>mA | IOL (at V <sub>OL</sub> )<br>mA |
|------------------------|----------------|----------------|-------------------------|-------------------------|---------------------------------|---------------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank | Min                     | Max                     |                                 |                                 |
| 2 mA                   | 2 mA           | 2 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 2                               | 2                               |
| 4 mA                   | 4 mA           | 4 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 4                               | 4                               |
|                        |                | 6 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 6                               | 6                               |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.14 V

**Table 80 • LVCMOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

| On-Die Termination (ODT) | T <sub>PY</sub> |      | T <sub>PYS</sub> |       | Unit |
|--------------------------|-----------------|------|------------------|-------|------|
|                          | -1              | -Std | -1               | -Std  |      |
| None                     | 2.448           | 2.88 | 2.466            | 2.901 | ns   |

**Table 81 • LVCMOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-------------------------|-----------------|-------|------------------|-------|------|
|                         | -1              | -Std  | -1               | -Std  |      |
| None                    | 4.714           | 5.545 | 4.675            | 5.5   | ns   |
| 50                      | 6.668           | 7.845 | 6.579            | 7.74  | ns   |
| 75                      | 5.832           | 6.862 | 5.76             | 6.777 | ns   |
| 150                     | 5.162           | 6.073 | 5.111            | 6.014 | ns   |

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 3.0\text{ V}$

**Table 91 • PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|--------------------------|----------|-------|-----------|-------|------|
|                          | -1       | -Std  | -1        | -Std  |      |
| None                     | 2.229    | 2.623 | 2.238     | 2.633 | ns   |

**Table 92 • PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| 2.146    | 2.525 | 2.043    | 2.404 | 2.084    | 2.452 | 6.095    | 7.171 | 5.558    | 6.539 | ns   |

### 2.3.6 Memory Interface and Voltage Referenced I/O Standards

This section describes High-Speed Transceiver Logic (HSTL) memory interface and voltage reference I/O standards.

#### 2.3.6.1 High-Speed Transceiver Logic (HSTL)

The HSTL standard is a general purpose high-speed bus standard sponsored by IBM (EIA/JESD8-6). IGLOO2 FPGA and SmartFusion2 SoC FPGA devices support two classes of the 1.5 V HSTL. These differential versions of the standard require a differential amplifier input buffer and a push-pull output buffer.

#### Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to DDRIO Bank Only)

**Table 93 • HSTL Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.425 | 1.5   | 1.575 | V    |
| Termination voltage     | $V_{TT}$  | 0.698 | 0.750 | 0.803 | V    |
| Input reference voltage | $V_{REF}$ | 0.698 | 0.750 | 0.803 | V    |

**Table 94 • HSTL DC Input Voltage Specification**

| Parameter                       | Symbol        | Min             | Max             | Unit |
|---------------------------------|---------------|-----------------|-----------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.1$ | 1.575           | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3            | $V_{REF} - 0.1$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                 |                 |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                 |                 |      |

1. See Table 24, page 22.

**Table 100 • HSTL AC Test Parameter Specification**

| Parameter  | Symbol      | Typ  | Unit     |
|--|-------------|------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$  | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$   | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$   | 5    | pF       |
| Reference resistance for data test path for HSTL15 Class I ( $T_{DP}$ )          | $RTT\_TEST$ | 50   | $\Omega$ |
| Reference resistance for data test path for HSTL15 Class II ( $T_{DP}$ )         | $RTT\_TEST$ | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$  | 5    | pF       |

**AC Switching Characteristics**

Worst-case commercial conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ , worst-case  $V_{DDI}$ .

**Table 101 • HSTL Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

|                     |      | $T_{PY}$ |       |      |
|---------------------|------|----------|-------|------|
|                     |      | -1       | -Std  | Unit |
| Pseudo differential | None | 1.605    | 1.888 | ns   |
|                     | 47.8 | 1.614    | 1.898 | ns   |
| True differential   | None | 1.622    | 1.909 | ns   |
|                     | 47.8 | 1.628    | 1.916 | ns   |

**Table 102 • HSTL Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

|                      | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|----------------------|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|                      | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  |      |
| <b>HSTL Class I</b>  |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended         | 2.6      | 3.059 | 2.514    | 2.958 | 2.514    | 2.958 | 2.431    | 2.86  | 2.431    | 2.86  | ns   |
| Differential         | 2.621    | 3.083 | 2.648    | 3.115 | 2.647    | 3.113 | 2.925    | 3.442 | 2.923    | 3.44  | ns   |
| <b>HSTL Class II</b> |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended         | 2.511    | 2.954 | 2.488    | 2.927 | 2.49     | 2.93  | 2.409    | 2.833 | 2.411    | 2.836 | ns   |
| Differential         | 2.528    | 2.974 | 2.552    | 3.003 | 2.551    | 3.001 | 2.897    | 3.409 | 2.896    | 3.408 | ns   |

**2.3.6.2 Stub-Series Terminated Logic**

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

**Table 191 • M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.495    | 2.934 | ns   |
| 100                      | 2.495    | 2.935 | ns   |

**Table 192 • M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)**

| $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |      | Unit |
|----------|-------|----------|-------|----------|-------|----------|-------|----------|------|------|
| -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1       | -Std |      |
| 2.258    | 2.656 | 2.348    | 2.762 | 2.334    | 2.746 | 2.123    | 2.497 | 2.125    | 2.5  | ns   |

### 2.3.7.4 Mini-LVDS

Mini-LVDS is an unidirectional interface from the timing controller to the column drivers and is designed to the Texas Instruments Standard SLDA007A.

#### Mini-LVDS Minimum and Maximum Input and Output Levels

**Table 193 • Mini-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 194 • Mini-LVDS DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max   | Unit |
|------------------|--------|-----|-------|------|
| DC input voltage | $V_I$  | 0   | 2.925 | V    |

**Table 195 • Mini-LVDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 196 • Mini-LVDS DC Differential Voltage Specification**

| Parameter                         | Symbol    | Min | Max | Unit |
|-----------------------------------|-----------|-----|-----|------|
| Differential output voltage swing | $V_{OD}$  | 300 | 600 | mV   |
| Output common mode voltage        | $V_{OCM}$ | 1   | 1.4 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.3 | 1.2 | V    |
| Input differential voltage        | $V_{ID}$  | 100 | 600 | mV   |

**Table 197 • Mini-LVDS Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions  |
|--|-----------|-----|------|---|
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 520 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 700 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |

### 2.3.7.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.

#### Minimum and Maximum Input and Output Levels

**Table 203 • RSDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 204 • RSDS DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max   | Unit |
|------------------|--------|-----|-------|------|
| DC input voltage | $V_I$  | 0   | 2.925 | V    |

**Table 205 • RSDS DC Output Voltage Specification**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 206 • RSDS Differential Voltage Specification**

| Parameter                         | Symbol    | Min | Max | Unit |
|-----------------------------------|-----------|-----|-----|------|
| Differential output voltage swing | $V_{OD}$  | 100 | 600 | mV   |
| Output common mode voltage        | $V_{OCM}$ | 0.5 | 1.5 | V    |
| Input common mode voltage         | $V_{ICM}$ | 0.3 | 1.5 | V    |
| Input differential voltage        | $V_{ID}$  | 100 | 600 | mV   |

**Table 207 • RSDS Minimum and Maximum AC Switching Speed**

| Parameter                              | Symbol    | Max | Unit | Conditions  |
|--|-----------|-----|------|---|
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 520 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 700 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |


**Table 208 • RSDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 100 | $\Omega$ |

**Table 209 • RSDS AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**Figure 7 • I/O Register Input Timing Diagram**



**Table 233 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 4K x 4 (continued)**

| Parameter  | Symbol          | –1     |       | –Std   |       | Unit |
|--|-----------------|--------|-------|--------|-------|------|
|  |                 | Min    | Max   | Min    | Max   |      |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125  |       | 1.323  |       | ns   |
| Read access time with pipeline register                                |                 |        | 0.323 |        | 0.38  | ns   |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |        | 2.273 |        | 2.673 | ns   |
| Access time with feed-through write timing                             |                 |        | 1.511 |        | 1.778 | ns   |
| Address setup time   | $T_{ADDRSU}$    | 0.543  |       | 0.638  |       | ns   |
| Address hold time  | $T_{ADDRHD}$    | 0.274  |       | 0.322  |       | ns   |
| Data setup time  | $T_{DSU}$       | 0.334  |       | 0.393  |       | ns   |
| Data hold time   | $T_{DHD}$       | 0.082  |       | 0.096  |       | ns   |
| Block select setup time  | $T_{BLKSU}$     | 0.207  |       | 0.244  |       | ns   |
| Block select hold time   | $T_{BLKHD}$     | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |        | 1.511 |        | 1.778 | ns   |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time   | $T_{RDESU}$     | 0.516  |       | 0.607  |       | ns   |
| Read enable hold time  | $T_{RDEHD}$     | 0.071  |       | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |        | 1.507 |        | 1.773 | ns   |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time  | $T_{WESU}$      | 0.458  |       | 0.539  |       | ns   |
| Write enable hold time   | $T_{WEHD}$      | 0.048  |       | 0.057  |       | ns   |
| Maximum frequency  | $F_{MAX}$       |        | 400   |        | 340   | MHz  |

The following table lists the RAM1K18 – two-port mode for depth × width configuration 512 × 36 in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 236 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512 × 36**

| Parameter  | Symbol          | –1     |       | –Std   |       | Unit |
|--|-----------------|--------|-------|--------|-------|------|
|  |                 | Min    | Max   | Min    | Max   |      |
| Clock period   | $T_{CY}$        | 2.5    |       | 2.941  |       | ns   |
| Clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.125  |       | 1.323  |       | ns   |
| Clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.125  |       | 1.323  |       | ns   |
| Pipelined clock period   | $T_{PLCY}$      | 2.5    |       | 2.941  |       | ns   |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125  |       | 1.323  |       | ns   |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125  |       | 1.323  |       | ns   |
| Read access time with pipeline register                                | $T_{CLK2Q}$     |        | 0.334 |        | 0.393 | ns   |
| Read access time without pipeline register                             |                 |        | 2.25  |        | 2.647 | ns   |
| Address setup time   | $T_{ADDRSU}$    | 0.313  |       | 0.368  |       | ns   |
| Address hold time  | $T_{ADDRHD}$    | 0.274  |       | 0.322  |       | ns   |
| Data setup time  | $T_{DSU}$       | 0.337  |       | 0.396  |       | ns   |
| Data hold time   | $T_{DHD}$       | 0.111  |       | 0.13   |       | ns   |
| Block select setup time  | $T_{BLKSU}$     | 0.207  |       | 0.244  |       | ns   |
| Block select hold time   | $T_{BLKHD}$     | 0.201  |       | 0.237  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |        | 2.25  |        | 2.647 | ns   |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time   | $T_{RDESU}$     | 0.449  |       | 0.528  |       | ns   |
| Read enable hold time  | $T_{RDEHD}$     | 0.167  |       | 0.197  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |        | 1.506 |        | 1.772 | ns   |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time  | $T_{WESU}$      | 0.39   |       | 0.458  |       | ns   |
| Write enable hold time   | $T_{WEHD}$      | 0.242  |       | 0.285  |       | ns   |
| Maximum frequency  | $F_{MAX}$       |        | 400   |        | 340   | MHz  |



## 2.3.16 SRAM PUF

For more details on static random-access memory (SRAM) physical unclonable functions (PUF) services, see *AC434: Using SRAM PUF System Service in SmartFusion2 Application Note*.

The following table lists the SRAM PUF in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 274 • SRAM PUF**

| Service                  | PUF Off |        | PUF On |        | Unit |
|--------------------------|---------|--------|--------|--------|------|
|                          | Typ     | Max    | Typ    | Max    |      |
| Create activation code   | 709.1   | 746.4  | 754.4  | 762.5  | ms   |
| Delete activation code   | 1329.3  | 1399.3 | 1414.1 | 1429.3 | ms   |
| Create intrinsic keycode | 656.6   | 691.1  | 698.5  | 706.0  | ms   |
| Create extrinsic keycode | 656.6   | 691.1  | 698.5  | 706.0  | ms   |
| Get number of keys       | 1.3     | 1.4    | 1.4    | 1.4    | ms   |
| Export (Kc0, Kc1)        | 998.0   | 1050.5 | 1061.7 | 1073.1 | ms   |
| Export 2 keycodes        | 2020.2  | 2126.5 | 2149.2 | 2172.3 | ms   |
| Export 4 keycodes        | 3065.7  | 3227.0 | 3261.3 | 3296.4 | ms   |
| Export 8 keycodes        | 5101.0  | 5369.5 | 5426.6 | 5485.0 | ms   |
| Export 16 keycodes       | 9212.1  | 9697.0 | 9800.1 | 9905.5 | ms   |
| Import (Kc0, Kc1)        | 39.7    | 41.8   | 42.2   | 42.7   | ms   |
| Import 2 keycodes        | 50.1    | 52.7   | 53.3   | 53.9   | ms   |
| Import 4 keycodes        | 60.6    | 63.8   | 64.5   | 65.2   | ms   |
| Import 8 keycodes        | 80.9    | 85.1   | 86.1   | 87.0   | ms   |
| Import 16 keycodes       | 123.8   | 130.4  | 131.7  | 133.2  | ms   |
| Delete keycode           | 552.5   | 581.6  | 587.8  | 594.1  | ms   |
| Fetch key                | 31.4    | 33.0   | 33.4   | 33.7   | ms   |
| Fetch ecc key            | 20.0    | 21.1   | 21.3   | 21.5   | ms   |
| Get seed                 | 2.0     | 2.1    | 2.2    | 2.2    | ms   |

**Table 277 • Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) (continued)**

| Parameter  | Symbol | Min | Typ | Max | Unit | Condition                      |
|--|--------|-----|-----|-----|------|--------------------------------|
| Startup time (with regard to stable oscillator output) | SUXTAL |     |     | 0.8 | ms   | 005, 010, 025, and 050 devices |
|  |        |     |     | 1.0 | ms   | 090 and 150 devices            |

**Table 278 • Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)**

| Parameter  | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                           |
|--|------------|---------------------|-------|---------------------|------|-------------------------------------|
| Operating frequency                                    | FXTAL      |                     | 2     |                     | MHz  |                                     |
| Accuracy   | ACCXTAL    |                     |       | 0.00105             | %    | 050 devices                         |
|  |            |                     |       | 0.003               | %    | 005, 010, 025, 090, and 150 devices |
|  |            |                     |       | 0.004               | %    | 060 devices                         |
| Output duty cycle                                      | CYCXTAL    |                     | 49–51 | 47–53               | %    |                                     |
| Output period jitter (peak to peak)                    | JITPERXTAL |                     | 1     | 5                   | ns   |                                     |
| Output cycle to cycle jitter (peak to peak)            | JITCYCXTAL |                     | 1     | 5                   | ns   |                                     |
| Operating current                                      | IDYNXTAL   |                     | 0.3   |                     | mA   |                                     |
| Input logic level high                                 | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |                                     |
| Input logic level low                                  | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |                                     |
| Startup time (with regard to stable oscillator output) | SUXTAL     |                     |       | 4.5                 | ms   | 010 and 050 devices                 |
|  |            |                     |       | 5                   | ms   | 005 and 025 devices                 |
|  |            |                     |       | 7                   | ms   | 090 and 150 devices                 |

**Table 279 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)**

| Parameter  | Symbol     | Min                 | Typ   | Max                 | Unit | Condition                                |
|--|------------|---------------------|-------|---------------------|------|--|
| Operating frequency                                    | FXTAL      |                     | 32    |                     | kHz  |  |
| Accuracy   | ACCXTAL    |                     |       | 0.004               | %    | 005, 010, 025, 050, 060, and 090 devices |
|  |            |                     |       | 0.005               | %    | 150 devices                              |
| Output duty cycle                                      | CYCXTAL    |                     | 49–51 | 47–53               | %    |  |
| Output period jitter (peak to peak)                    | JITPERXTAL |                     | 150   | 300                 | ns   |  |
| Output cycle to cycle jitter (peak to peak)            | JITCYCXTAL |                     | 150   | 300                 | ns   |  |
| Operating current                                      | IDYNXTAL   |                     | 0.044 |                     | mA   | 010 and 050 devices                      |
|  |            |                     | 0.060 |                     | mA   | 005, 025, 060, 090, and 150 devices      |
| Input logic level high                                 | VIHXTAL    | 0.9 V <sub>PP</sub> |       |                     | V    |  |
| Input logic level low                                  | VILXTAL    |                     |       | 0.1 V <sub>PP</sub> | V    |  |
| Startup time (with regard to stable oscillator output) | SUXTAL     |                     |       | 115                 | ms   | 005, 025, 050, 090, and 150 devices      |
|  |            |                     |       | 126                 | ms   | 010 devices                              |

## 2.3.21 Clock Conditioning Circuits (CCC)

The following table lists the CCC/PLL specifications in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 282 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification**

| Parameter  | Min               | Typ | Max  | Unit          | Conditions  |
|--|-------------------|-----|------|---------------|---|
| Clock conditioning circuitry input frequency $F_{IN\_CCC}$     | 1                 |     | 200  | MHz           | All CCC   |
|  | 0.032             |     | 200  | MHz           | 32 kHz capable CCC  |
| Clock conditioning circuitry output frequency $F_{OUT\_CCC}^1$ | 0.078             |     | 400  | MHz           |   |
| PLL VCO frequency <sup>2</sup>                                 | 500               |     | 1000 | MHz           |   |
| Delay increments in programmable delay blocks                  |                   | 75  | 100  | ps            |   |
| Number of programmable values in each programmable delay block |                   |     | 64   |               |   |
| Acquisition time   |                   | 70  | 100  | $\mu\text{s}$ | $F_{IN} \geq 1\text{ MHz}$  |
|  |                   | 1   | 16   | ms            | $F_{IN} = 32\text{ kHz}$  |
| Input duty cycle (reference clock)                             |                   |     |      |               | Internal Feedback   |
|  | 10                |     | 90   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|  | 25                |     | 75   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 100\text{ MHz}$                        |
|  | 35                |     | 65   | %             | $100\text{ MHz} \leq F_{IN\_CCC} \leq 150\text{ MHz}$                       |
|  | 45                |     | 55   | %             | $150\text{ MHz} \leq F_{IN\_CCC} \leq 200\text{ MHz}$                       |
|  |                   |     |      |               | External Feedback (CCC, FPGA, Off-chip)                                     |
|  | 25                |     | 75   | %             | $1\text{ MHz} \leq F_{IN\_CCC} \leq 25\text{ MHz}$                          |
|  | 35                |     | 65   | %             | $25\text{ MHz} \leq F_{IN\_CCC} \leq 35\text{ MHz}$                         |
|  | 45                |     | 55   | %             | $35\text{ MHz} \leq F_{IN\_CCC} \leq 50\text{ MHz}$                         |
|  | Output duty cycle | 48  |      | 52            | %   |
| 48   |                   |     | 52   | %             | 005, 010, and 025 devices $F_{OUT} < 350\text{ MHz}$                        |
| 46   |                   |     | 54   | %             | 005, 010, and 025 devices $350\text{ MHz} \leq F_{out} \leq 400\text{ MHz}$ |
| 48   |                   |     | 52   | %             | 060 and 090 devices $F_{OUT} \leq 100\text{ MHz}$                           |
| 44   |                   |     | 52   | %             | 060 and 090 devices $100\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$       |
| 48   |                   |     | 52   | %             | 150 devices $F_{OUT} \leq 120\text{ MHz}$                                   |
| 45   |                   |     | 52   | %             | 150 devices $120\text{ MHz} \leq F_{OUT} \leq 400\text{ MHz}$               |
| <b>Spread Spectrum Characteristics</b>                         |                   |     |      |               |   |
| Modulation frequency range                                     | 25                | 35  | 50   | k             |   |
| Modulation depth range   | 0                 |     | 1.5  | %             |   |
| Modulation depth control                                       |                   | 0.5 |      | %             |   |

The following table lists the IGLOO2 DEVRST\_N to functional times in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 292 • DEVRST\_N to Functional Times for IGLOO2**

| Symbol           | From             | To                      | Description                                       | Maximum Power-up to Functional Time for IGLOO2 (uS) |     |     |     |     |     |     |
|------------------|------------------|-------------------------|---|---|-----|-----|-----|-----|-----|-----|
|                  |                  |                         |   | 005   | 010 | 025 | 050 | 060 | 090 | 150 |
| $T_{POR2OUT}$    | POWER_ON_RESET_N | Output available at I/O | Fabric to output                                  | 114   | 116 | 113 | 113 | 115 | 115 | 114 |
| $T_{DEVRST2OUT}$ | DEVRST_N         | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 314   | 353 | 314 | 307 | 343 | 341 | 341 |
| $T_{DEVRST2POR}$ | DEVRST_N         | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 200   | 238 | 201 | 195 | 230 | 229 | 227 |
| $T_{DEVRST2WPU}$ | DEVRST_N         | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |
|                  | DEVRST_N         | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |
|                  | DEVRST_N         | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 208   | 202 | 197 | 193 | 216 | 215 | 215 |

### 2.3.31.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_x\_CLK. For timing parameter definitions, see Figure 22, page 128.

The following table lists the SPI characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

**Table 305 • SPI Characteristics for All Devices**

| Symbol  | Description  | Min   | Typ  | Max | Unit          | Conditions  |
|---------|--|-------|------|-----|---------------|---|
| SPIFMAX | Maximum operating frequency of SPI interface                               |       |      | 20  | MHz           |   |
| sp1     | SPI_[0 1]_CLK minimum period   |       |      |     |               |   |
|         | SPI_[0 1]_CLK = PCLK/2   | 12    |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/4   | 24.1  |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/8   | 48.2  |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/16  | 0.1   |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/32  | 0.19  |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/64  | 0.39  |      |     | $\mu\text{s}$ |   |
| sp2     | SPI_[0 1]_CLK minimum pulse width high                                     |       |      |     |               |   |
|         | SPI_[0 1]_CLK = PCLK/2   | 6     |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/4   | 12.05 |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/8   | 24.1  |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/16  | 0.05  |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/32  | 0.095 |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/64  | 0.195 |      |     | $\mu\text{s}$ |   |
| sp3     | SPI_[0 1]_CLK minimum pulse width low                                      |       |      |     |               |   |
|         | SPI_[0 1]_CLK = PCLK/2   | 6     |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/4   | 12.05 |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/8   | 24.1  |      |     | ns            |   |
|         | SPI_[0 1]_CLK = PCLK/16  | 0.05  |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/32  | 0.095 |      |     | $\mu\text{s}$ |   |
|         | SPI_[0 1]_CLK = PCLK/64  | 0.195 |      |     | $\mu\text{s}$ |   |
| sp4     | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%–90%) <sup>1</sup> |       | 2.77 |     | ns            | I/O Configuration:<br>LVCMOS 2.5 V–<br>8 mA<br>AC loading: 35 pF<br>Test conditions:<br>Typical voltage,<br>25 °C |