



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 512KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB  |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 150K Logic Modules   |
| Operating Temperature   | 0°C ~ 85°C (TJ)   |
| Package / Case          | 484-BFBGA   |
| Supplier Device Package | 484-FBGA (19x19)  |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s150-1fcvg484">https://www.e-xfl.com/product-detail/microchip-technology/m2s150-1fcvg484</a> |

|           |   |    |
|-----------|---|----|
| Table 161 | LVDS DC Input Voltage Specification   | 55 |
| Table 162 | LVDS25 Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 56 |
| Table 163 | LVDS DC Output Voltage Specification  | 56 |
| Table 164 | LVDS DC Differential Voltage Specification  | 56 |
| Table 165 | LVDS Minimum and Maximum AC Switching Speed   | 56 |
| Table 166 | LVDS AC Impedance Specifications  | 56 |
| Table 167 | LVDS AC Test Parameter Specifications   | 56 |
| Table 168 | LVDS33 Receiver Characteristics for MSIO I/O Bank (Input Buffers)   | 57 |
| Table 169 | LVDS33 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 170 | LVDS25 Receiver Characteristics for MSIOD I/O Bank (Input Buffers)  | 57 |
| Table 171 | LVDS25 Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)                        | 57 |
| Table 172 | LVDS25 Transmitter Characteristics for MSIOD I/O Bank (Output and Tristate Buffers)                       | 57 |
| Table 173 | B-LVDS Recommended DC Operating Conditions  | 58 |
| Table 174 | B-LVDS DC Input Voltage Specification   | 58 |
| Table 175 | B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)   | 58 |
| Table 176 | B-LVDS DC Differential Voltage Specification  | 58 |
| Table 177 | B-LVDS Minimum and Maximum AC Switching Speed   | 58 |
| Table 178 | B-LVDS AC Impedance Specifications  | 58 |
| Table 179 | B-LVDS AC Test Parameter Specifications   | 58 |
| Table 180 | B-LVDS AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)                        | 59 |
| Table 181 | B-LVDS AC Switching Characteristics for Receiver for MSIOD I/O Bank (Input Buffers)                       | 59 |
| Table 182 | B-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 59 |
| Table 183 | M-LVDS Recommended DC Operating Conditions  | 59 |
| Table 184 | M-LVDS DC Input Voltage Specification   | 59 |
| Table 185 | M-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                      | 60 |
| Table 186 | M-LVDS DC Voltage Specification Output Voltage Specification (for MSIO I/O Bank Only)                     | 60 |
| Table 187 | M-LVDS Differential Voltage Specification   | 60 |
| Table 188 | M-LVDS Minimum and Maximum AC Switching Speed for MSIO I/O Bank   | 60 |
| Table 189 | M-LVDS AC Impedance Specifications  | 60 |
| Table 190 | M-LVDS AC Test Parameter Specifications   | 60 |
| Table 191 | Mini-LVDS Recommended DC Operating Conditions   | 61 |
| Table 192 | Mini-LVDS DC Input Voltage Specification  | 61 |
| Table 193 | Mini-LVDS DC Output Voltage Specification   | 61 |
| Table 194 | Mini-LVDS DC Differential Voltage Specification   | 61 |
| Table 195 | Mini-LVDS Minimum and Maximum AC Switching Speed  | 61 |
| Table 196 | M-LVDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                     | 61 |
| Table 197 | M-LVDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)     | 61 |
| Table 198 | Mini-LVDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                   | 62 |
| Table 199 | Mini-LVDS AC Switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)    | 62 |
| Table 200 | Mini-LVDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers) | 62 |
| Table 201 | Mini-LVDS AC Impedance Specifications   | 62 |
| Table 202 | Mini-LVDS AC Test Parameter Specifications  | 62 |
| Table 203 | RSDS Recommended DC Operating Conditions  | 63 |
| Table 204 | RSDS DC Input Voltage Specification   | 63 |
| Table 205 | RSDS DC Output Voltage Specification  | 63 |
| Table 206 | RSDS Differential Voltage Specification   | 63 |
| Table 207 | RSDS Minimum and Maximum AC Switching Speed   | 63 |
| Table 208 | RSDS AC Impedance Specifications  | 63 |
| Table 209 | RSDS AC Test Parameter Specifications   | 63 |
| Table 210 | RSDS AC Switching Characteristics for Receiver (for MSIO I/O Bank - Input Buffers)                        | 64 |
| Table 211 | RSDS AC Switching Characteristics for Receiver (for MSIOD I/O Bank - Input Buffers)                       | 64 |
| Table 212 | RSDS AC Switching Characteristics for Transmitter (for MSIO I/O Bank - Output and Tristate Buffers)       | 64 |
| Table 213 | RSDS AC Switching Characteristics for Transmitter (for MSIOD I/O Bank - Output and Tristate Buffers)      | 64 |

## 1.9 Revision 3.0

In revision 3.0 of this document, the Theta B/C columns and FCS325 package was updated. For more information, see Table 9, page 10 (SAR 62002).

## 1.10 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- Table 1, page 4 was updated (SAR 59056).
- Table 7, page 8 temperature and data retention information was updated SAR (61363).
- Storage Operating Table was updated and split into three tables – Table 5, page 7, Table 7, page 8 (SAR 58725).
- Updated Theta B/C columns and FCS325 package in Table 9, page 10 (SAR 62002).
- Added 090-FCS325 thermal resistance to Table 9, page 10 (SAR 59384).
- TQ144 package was added to Table 9, page 10 (SAR 57708).
- Added PLL jitter data for the VF400 package (SAR 53162).
- Added Additional Worst Case IDD to Table 11, page 12 and Table 12, page 13 (SAR 59077).
- Table 13, page 13, Table 14, page 13, and Table 15, page 14 were added to verify Inrush currents (SAR 56348).
- Table 18, page 19 and Table 21, page 20 – I/O speeds were replaced.
- Max speed was changed in Table 41, page 26 (SAR 57221) and in Table 52, page 29 (SAR 57113).
- Minimum and Maximum DC/AC Input and Output Levels Specification, page 29 and Table 49, page 29–Table 57, page 31 were added.
- Added Cloud to Table 89, page 39 (SAR 56238).
- Removed "Rs" information in DDR Timing Measurement Table 123, page 47, Table 133, page 49, and Table 144, page 52.
- Updated drive programming for M/B-LVDS outputs (SAR 58154).
- Added an inverter bubble to DDR\_IN latch in Figure 10, page 70 (SAR 61418).
- QF waveform in Figure 11, page 71 was updated (SAR 59816).
- uSRAM Write Clock minimum values were updated in Table 237, page 86–Table 243, page 93 (SAR 55236).
- Fixed typo in the 32 kHz Crystal (XTAL) oscillator accuracy data section (SAR 59669).
- The "On-Chip Oscillator" section was split, and the Embedded NVM (eNVM) Characteristics, page 104 was added. Table 277, page 107–Table 281, page 109 were revised.(SARs 57898 and 59669).
- PLL VCP Frequency and conditions were added to Table 282, page 110 (SAR 57416).
- Fixed typo for PLL jitter data in the 100-400 MHz range (SAR 60727).
- Updated FCCC information in Table 282, page 110 and Table 283, page 111 (SAR 60799).
- Device 025 specifications were added to Table 283, page 111 (SAR 51625).
- JTAG Table 284, page 112 was replaced (SAR 51188).
- Flash\*Freeze Table 293, page 119 was replaced (SAR 57828).
- Added support for HCSL I/O Standard for SERDES reference clocks in Table 300, page 123 and Table 301, page 123 (SAR 50748).
- Tir and Tif parameters were added to Table 303, page 124 (SAR 52203).
- Speed grade consistency was fixed in tables throughout the datasheet (SAR 50722).
- Added jitter attenuation information (SAR 59405).

## 1.11 Revision 1.0

The following is a summary of the changes in revision 1.0 of this document.

- The IGLOO2 v2 and the SmartFusion2 v5 datasheets are combined into this single product family datasheet.

**Table 15 • Inrush Currents at Power up,  $-40\text{ }^{\circ}\text{C} \leq T_J \leq 100\text{ }^{\circ}\text{C}$  – Typical Process**

| Power Supplies  | Voltage (V) | 005 | 010 | 025 | 050 | 060 | 090 | 150 | Unit |
|-----------------|-------------|-----|-----|-----|-----|-----|-----|-----|------|
| $V_{DD}$        | 1.26        | 25  | 32  | 38  | 48  | 45  | 77  | 109 | mA   |
| $V_{PP}$        | 3.46        | 33  | 49  | 36  | 180 | 13  | 36  | 51  | mA   |
| $V_{DDI}$       | 2.62        | 134 | 141 | 161 | 187 | 93  | 272 | 388 | mA   |
| Number of banks |             | 7   | 8   | 8   | 10  | 10  | 9   | 19  |      |

### 2.3.3 Average Fabric Temperature and Voltage Derating Factors

The following table lists the average temperature and voltage derating factors for fabric timing delays normalized to  $T_J = 85\text{ }^{\circ}\text{C}$ , in worst-case  $V_{DD} = 1.14\text{ V}$ .

**Table 16 • Average Junction Temperature and Voltage Derating Factors for Fabric Timing Delays**

| Array Voltage $V_{DD}$ (V) | $-40\text{ }^{\circ}\text{C}$ | $0\text{ }^{\circ}\text{C}$ | $25\text{ }^{\circ}\text{C}$ | $70\text{ }^{\circ}\text{C}$ | $85\text{ }^{\circ}\text{C}$ | $100\text{ }^{\circ}\text{C}$ |
|----------------------------|-------------------------------|-----------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|
| 1.14                       | 0.83                          | 0.89                        | 0.92                         | 0.98                         | <b>1.00</b>                  | 1.02                          |
| 1.2                        | 0.75                          | 0.80                        | 0.83                         | 0.89                         | 0.91                         | 0.93                          |
| 1.26                       | 0.69                          | 0.73                        | 0.76                         | 0.81                         | 0.83                         | 0.85                          |

## 2.3.5.6 Single-Ended I/O Standards

### 2.3.5.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

LVCMOS is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC (JESD 8-5). The LVCMOS standards supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs are: LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33.

#### 2.3.5.6.2 3.3 V LVCMOS/LVTTL

LVCMOS 3.3 V or Low-Voltage Transistor-Transistor Logic (LVTTL) is a general standard for 3.3 V applications.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 29 • LVTTL/LVCMOS 3.3 V DC Recommended DC Operating Conditions (Applicable to MSIO I/O Bank Only)**

| Parameter      | Symbol    | Min  | Typ | Max  | Unit |
|----------------|-----------|------|-----|------|------|
| Supply voltage | $V_{DDI}$ | 3.15 | 3.3 | 3.45 | V    |

**Table 30 • LVTTL/LVCMOS 3.3 V Input Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter                       | Symbol        | Min  | Max  | Unit |
|---------------------------------|---------------|------|------|------|
| DC input logic high             | $V_{IH}$ (DC) | 2.0  | 3.45 | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3 | 0.8  | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |      |      |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |      |      |      |

1. See Table 24, page 22.

**Table 31 • LVCMOS 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter                         | Symbol   | Min             | Max | Unit |
|-----------------------------------|----------|-----------------|-----|------|
| DC output logic high <sup>1</sup> | $V_{OH}$ | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low <sup>1</sup>  | $V_{OL}$ |                 | 0.4 | V    |

1. The  $V_{OH}/V_{OL}$  test points selected ensure compliance with LVCMOS 3.3 V JESD8-B requirements.

**Table 32 • LVTTL 3.3 V DC Output Voltage Specification (Applicable to MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min | Max | Unit |
|----------------------|----------|-----|-----|------|
| DC output logic high | $V_{OH}$ | 2.4 |     | V    |
| DC output logic low  | $V_{OL}$ |     | 0.4 | V    |

**Table 33 • LVTTL/LVCMOS 3.3 V AC Maximum Switching Speed (Applicable to MSIO I/O Bank Only)**

| Parameter                             | Symbol    | Max | Unit | Conditions                                 |
|---------------------------------------|-----------|-----|------|--|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 600 | Mbps | AC loading: 17 pF load, maximum drive/slew |

**Table 34 • LVTTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO I/O Bank Only)**

| Parameter  | Symbol     | Typ | Unit     |
|--|------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 1.4 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 35 • LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications for MSIO I/O Bank**

| Output Drive Selection | $V_{OH}$ (V)    | $V_{OL}$ (V) | IOH (at $V_{OH}$ ) mA | IOL (at $V_{OL}$ ) mA |
|------------------------|-----------------|--------------|-----------------------|-----------------------|
| 2 mA                   | $V_{DDI} - 0.4$ | 0.4          | 2                     | 2                     |
| 4 mA                   | $V_{DDI} - 0.4$ | 0.4          | 4                     | 4                     |
| 8 mA                   | $V_{DDI} - 0.4$ | 0.4          | 8                     | 8                     |
| 12 mA                  | $V_{DDI} - 0.4$ | 0.4          | 12                    | 12                    |
| 16 mA                  | $V_{DDI} - 0.4$ | 0.4          | 16                    | 16                    |
| 20 mA                  | $V_{DDI} - 0.4$ | 0.4          | 20                    | 20                    |

**Note:** For a detailed I/V curve, use the corresponding IBIS models: [www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 3.0\text{ V}$

**Table 36 • LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|--------------------------|----------|-------|-----------|-------|------|
|                          | -1       | -Std  | -1        | -Std  |      |
| None                     | 2.262    | 2.663 | 2.289     | 2.695 | ns   |

**Table 37 • LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.192    | 3.755 | 3.47     | 4.083 | 2.969    | 3.494 | 1.856      | 2.183 | 3.337      | 3.926 | ns   |
| 4 mA                   | Slow         | 2.331    | 2.742 | 2.673    | 3.145 | 2.526    | 2.973 | 3.034      | 3.569 | 4.451      | 5.236 | ns   |
| 8 mA                   | Slow         | 2.135    | 2.511 | 2.33     | 2.741 | 2.297    | 2.703 | 4.532      | 5.331 | 4.825      | 5.676 | ns   |
| 12 mA                  | Slow         | 2.052    | 2.414 | 2.107    | 2.479 | 2.162    | 2.544 | 5.75       | 6.764 | 5.445      | 6.406 | ns   |
| 16 mA                  | Slow         | 2.062    | 2.425 | 2.072    | 2.438 | 2.145    | 2.525 | 5.993      | 7.05  | 5.625      | 6.618 | ns   |
| 20 mA                  | Slow         | 2.148    | 2.527 | 1.999    | 2.353 | 2.088    | 2.458 | 6.262      | 7.367 | 5.876      | 6.913 | ns   |

1. Delay increases with drive strength are inherent to built-in slew control circuitry for simultaneous switching output (SSO) management.

**Table 43 • LVCMOS 2.5 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit           |
|--|------------|-----|----------------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 1.2 | V              |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega\sigma$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF             |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF             |

**Table 44 • LVCMOS 2.5 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |   | VOH (V)         | VOL (V) | IOH (at VOH) mA | IOL (at VOL) mA |
|------------------------|----------------|---|-----------------|---------|-----------------|-----------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank<br>(With Software Default<br>Fixed Code) | Min             | Max     |                 |                 |
| 2 mA                   | 2 mA           | 2 mA  | $V_{DDI} - 0.4$ | 0.4     | 2               | 2               |
| 4 mA                   | 4 mA           | 4 mA  | $V_{DDI} - 0.4$ | 0.4     | 4               | 4               |
| 6 mA                   | 6 mA           | 6 mA  | $V_{DDI} - 0.4$ | 0.4     | 6               | 6               |
| 8 mA                   | 8 mA           | 8 mA  | $V_{DDI} - 0.4$ | 0.4     | 8               | 8               |
| 12 mA                  | 12 mA          | 12 mA   | $V_{DDI} - 0.4$ | 0.4     | 12              | 12              |
| 16 mA                  |                | 16 mA   | $V_{DDI} - 0.4$ | 0.4     | 16              | 16              |

**Note:** For board design considerations, output slew rates extraction, detailed output buffer resistances, and I/V Curve, use the corresponding IBIS models located at: [www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions:  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 45 • LVCMOS 2.5 V Receiver Characteristics (Input Buffers)**

|                                   | On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|-----------------------------------|--------------------------|----------|-------|-----------|-------|------|
|                                   |                          | -1       | -Std  | -1        | -Std  |      |
| LVCMOS 2.5 V (for DDRIO I/O bank) | None                     | 1.823    | 2.145 | 1.932     | 2.274 | ns   |
| LVCMOS 2.5 V (for MSIO I/O bank)  | None                     | 2.486    | 2.925 | 2.495     | 2.935 | ns   |
| LVCMOS 2.5 V (for MSIOD I/O bank) | None                     | 2.29     | 2.694 | 2.305     | 2.712 | ns   |

**Table 46 • LVCMOS 2.5 V Transmitter Characteristics for DDRIO Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}^1$ |       | $T_{LZ}^1$ |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|------------|-------|------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1         | -Std  | -1         | -Std  |      |
| 2 mA                   | Slow         | 3.657    | 4.302 | 3.393    | 3.991 | 3.675    | 4.323 | 3.894      | 4.582 | 3.552      | 4.18  | ns   |
|                        | Medium       | 3.374    | 3.97  | 3.139    | 3.693 | 3.396    | 3.995 | 3.635      | 4.277 | 3.253      | 3.828 | ns   |
|                        | Medium fast  | 3.239    | 3.811 | 3.036    | 3.572 | 3.261    | 3.836 | 3.519      | 4.141 | 3.128      | 3.681 | ns   |
|                        | Fast         | 3.224    | 3.793 | 3.029    | 3.563 | 3.246    | 3.818 | 3.512      | 4.132 | 3.119      | 3.67  | ns   |

**Table 77 • LVCMOS 1.2 V AC Calibrated Impedance Option**

| Parameter   | Symbol   | Typ            | Unit |
|---|----------|----------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 40 | Ω    |

**Table 78 • LVCMOS 1.2 V AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point  | V <sub>TRIP</sub> | 0.6 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K  | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5   | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5   | pF   |

**Table 79 • LVCMOS 1.2 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                | V <sub>OH</sub> (V)     | V <sub>OL</sub> (V)     | IOH (at V <sub>OH</sub> ) | IOL (at V <sub>OL</sub> ) |
|------------------------|----------------|----------------|-------------------------|-------------------------|---------------------------|---------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank | Min                     | Max                     | mA                        | mA                        |
| 2 mA                   | 2 mA           | 2 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 2                         | 2                         |
| 4 mA                   | 4 mA           | 4 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 4                         | 4                         |
|                        |                | 6 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 6                         | 6                         |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

**AC Switching Characteristics**

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.14 V

**Table 80 • LVCMOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

| On-Die Termination (ODT) | T <sub>PY</sub> |      | T <sub>PYS</sub> |       | Unit |
|--------------------------|-----------------|------|------------------|-------|------|
|                          | -1              | -Std | -1               | -Std  |      |
| None                     | 2.448           | 2.88 | 2.466            | 2.901 | ns   |

**Table 81 • LVCMOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-------------------------|-----------------|-------|------------------|-------|------|
|                         | -1              | -Std  | -1               | -Std  |      |
| None                    | 4.714           | 5.545 | 4.675            | 5.5   | ns   |
| 50                      | 6.668           | 7.845 | 6.579            | 7.74  | ns   |
| 75                      | 5.832           | 6.862 | 5.76             | 6.777 | ns   |
| 150                     | 5.162           | 6.073 | 5.111            | 6.014 | ns   |



**Table 107 • SSTL2 AC Differential Voltage Specifications**

| Parameter                           | Symbol          | Min                        | Max                        | Unit |
|-------------------------------------|-----------------|----------------------------|----------------------------|------|
| AC input differential voltage       | $V_{DIFF} (AC)$ | 0.7                        |                            | V    |
| AC differential cross point voltage | $V_x (AC)$      | $0.5 \times V_{DDI} - 0.2$ | $0.5 \times V_{DDI} + 0.2$ | V    |

**Table 108 • SSTL2 Minimum and Maximum AC Switching Speeds**

| Parameter                              | Symbol    | Max | Unit | Conditions                           |
|--|-----------|-----|------|--------------------------------------|
| Maximum data rate (for DDRIO I/O bank) | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |
| Maximum data rate (for MSIO I/O bank)  | $D_{MAX}$ | 575 | Mbps | AC loading: 17pF load                |
| Maximum data rate (for MSIOD I/O bank) | $D_{MAX}$ | 700 | Mbps | AC loading: 3 pF / 50 $\Omega$ load  |
|  |           | 510 | Mbps | AC loading: 17pF load                |

**Table 109 • SSTL2 AC Impedance Specifications**

| Parameter   | Typ    | Unit     | Conditions                        |
|---|--------|----------|-----------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | 20, 42 | $\Omega$ | Reference resistor = 150 $\Omega$ |

**Table 110 • DDR1/SSTL2 AC Test Parameter Specifications**

| Parameter  | Symbol         | Typ  | Unit     |
|--|----------------|------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$     | 1.25 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$      | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$      | 5    | pF       |
| Reference resistance for data test path for SSTL2 Class I ( $T_{DP}$ )           | $R_{TT\_TEST}$ | 50   | $\Omega$ |
| Reference resistance for data test path for SSTL2 Class II ( $T_{DP}$ )          | $R_{TT\_TEST}$ | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$     | 5    | pF       |

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

**Table 111 • SSTL2 Receiver Characteristics for DDRIO I/O Bank (Input Buffers)**

|                     | On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|---------------------|--------------------------|----------|-------|------|
|                     |                          | -1       | -Std  |      |
| Pseudo differential | None                     | 1.549    | 1.821 | ns   |
| True differential   | None                     | 1.589    | 1.87  | ns   |

**Table 156 • LPDDR-LVCMOS 1.8 V AC Test Parameter Specifications**

| Parameter  | Symbol     | Typ | Unit     |
|--|------------|-----|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 0.9 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K  | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5   | pF       |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5   | pF       |

**Table 157 • LPDDR-LVCMOS 1.8 V Mode Transmitter Drive Strength Specification for DDRIO Bank**

| Output Drive Selection | $V_{OH}$ (V)<br>Min | $V_{OL}$ (V)<br>Max | $I_{OH}$ (at $V_{OH}$ ) mA | $I_{OL}$ (at $V_{OL}$ ) mA |
|------------------------|---------------------|---------------------|----------------------------|----------------------------|
| 2 mA                   | $V_{DDI} - 0.45$    | 0.45                | 2                          | 2                          |
| 4 mA                   | $V_{DDI} - 0.45$    | 0.45                | 4                          | 4                          |
| 6 mA                   | $V_{DDI} - 0.45$    | 0.45                | 6                          | 6                          |
| 8 mA                   | $V_{DDI} - 0.45$    | 0.45                | 8                          | 8                          |
| 10 mA                  | $V_{DDI} - 0.45$    | 0.45                | 10                         | 10                         |
| 12 mA                  | $V_{DDI} - 0.45$    | 0.45                | 12                         | 12                         |
| 16 mA <sup>1</sup>     | $V_{DDI} - 0.45$    | 0.45                | 16                         | 16                         |

1. 16 mA Drive Strengths, All Slews, meet LPDDR JEDEC electrical compliance.

**Table 158 • LPDDR-LVCMOS 1.8V AC Switching Characteristics for Receiver (for DDRIO I/O Bank with Fixed Code - Input Buffers)**

| ODT (On Die Termination) | -1    | -Std  | -1    | -Std | Unit |
|--------------------------|-------|-------|-------|------|------|
| None                     | 1.968 | 2.315 | 2.099 | 2.47 | ns   |

**Table 159 • LPDDR-LVCMOS 1.8 V AC Switching Characteristics for Transmitter for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output Drive Selection | Slew Control | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ <sup>1</sup> |       | $T_{LZ}$ <sup>1</sup> |       | Unit |
|------------------------|--------------|----------|-------|----------|-------|----------|-------|-----------------------|-------|-----------------------|-------|------|
|                        |              | -1       | -Std  | -1       | -Std  | -1       | -Std  | -1                    | -Std  | -1                    | -Std  |      |
| 2 mA                   | slow         | 4.234    | 4.981 | 3.646    | 4.29  | 4.245    | 4.995 | 4.908                 | 5.774 | 4.434                 | 5.216 | ns   |
|                        | medium       | 3.824    | 4.498 | 3.282    | 3.861 | 3.834    | 4.511 | 4.625                 | 5.441 | 4.116                 | 4.843 | ns   |
|                        | medium_fast  | 3.627    | 4.267 | 3.111    | 3.66  | 3.637    | 4.279 | 4.481                 | 5.272 | 3.984                 | 4.687 | ns   |
|                        | fast         | 3.605    | 4.241 | 3.097    | 3.644 | 3.615    | 4.253 | 4.472                 | 5.262 | 3.973                 | 4.674 | ns   |
| 4 mA                   | slow         | 3.923    | 4.615 | 3.314    | 3.9   | 3.918    | 4.61  | 5.403                 | 6.356 | 4.894                 | 5.757 | ns   |
|                        | medium       | 3.518    | 4.138 | 2.961    | 3.484 | 3.515    | 4.135 | 5.121                 | 6.025 | 4.561                 | 5.366 | ns   |
|                        | medium_fast  | 3.321    | 3.907 | 2.783    | 3.275 | 3.317    | 3.903 | 4.966                 | 5.843 | 4.426                 | 5.206 | ns   |
|                        | fast         | 3.301    | 3.883 | 2.77     | 3.259 | 3.296    | 3.878 | 4.957                 | 5.831 | 4.417                 | 5.196 | ns   |
| 6 mA                   | slow         | 3.71     | 4.364 | 3.104    | 3.652 | 3.702    | 4.355 | 5.62                  | 6.612 | 5.08                  | 5.977 | ns   |
|                        | medium       | 3.333    | 3.921 | 2.779    | 3.27  | 3.325    | 3.913 | 5.346                 | 6.289 | 4.777                 | 5.62  | ns   |
|                        | medium_fast  | 3.155    | 3.712 | 2.62     | 3.083 | 3.146    | 3.702 | 5.21                  | 6.13  | 4.657                 | 5.479 | ns   |
|                        | fast         | 3.134    | 3.688 | 2.608    | 3.068 | 3.125    | 3.677 | 5.202                 | 6.12  | 4.648                 | 5.468 | ns   |
| 8 mA                   | slow         | 3.619    | 4.258 | 3.007    | 3.538 | 3.607    | 4.244 | 5.815                 | 6.841 | 5.249                 | 6.175 | ns   |

### 2.3.7.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

#### Minimum and Maximum DC/AC Input and Output Levels Specification

**Table 173 • B-LVDS Recommended DC Operating Conditions**

| Parameter      | Symbol    | Min   | Typ | Max   | Unit |
|----------------|-----------|-------|-----|-------|------|
| Supply voltage | $V_{DDI}$ | 2.375 | 2.5 | 2.625 | V    |

**Table 174 • B-LVDS DC Input Voltage Specification**

| Parameter                       | Symbol        | Min | Max   | Unit |
|---------------------------------|---------------|-----|-------|------|
| DC input voltage                | $V_I$         | 0   | 2.925 | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |     |       |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |     |       |      |

1. See Table 24, page 22.

**Table 175 • B-LVDS DC Output Voltage Specification (for MSIO I/O Bank Only)**

| Parameter            | Symbol   | Min  | Typ   | Max  | Unit |
|----------------------|----------|------|-------|------|------|
| DC output logic high | $V_{OH}$ | 1.25 | 1.425 | 1.6  | V    |
| DC output logic low  | $V_{OL}$ | 0.9  | 1.075 | 1.25 | V    |

**Table 176 • B-LVDS DC Differential Voltage Specification**

| Parameter  | Symbol    | Min  | Max       | Unit |
|--|-----------|------|-----------|------|
| Differential output voltage swing (for MSIO I/O bank only) | $V_{OD}$  | 65   | 460       | mV   |
| Output common mode voltage (for MSIO I/O bank only)        | $V_{OCM}$ | 1.1  | 1.5       | V    |
| Input common mode voltage                                  | $V_{ICM}$ | 0.05 | 2.4       | V    |
| Input differential voltage                                 | $V_{ID}$  | 0.1  | $V_{DDI}$ | V    |

**Table 177 • B-LVDS Minimum and Maximum AC Switching Speed**

| Parameter                             | Symbol    | Max | Unit | Conditions  |
|---------------------------------------|-----------|-----|------|---|
| Maximum data rate (for MSIO I/O bank) | $D_{MAX}$ | 500 | Mbps | AC loading: 2 pF / 100 $\Omega$ differential load |


**Table 178 • B-LVDS AC Impedance Specifications**

| Parameter              | Symbol | Typ | Unit     |
|------------------------|--------|-----|----------|
| Termination resistance | $R_T$  | 27  | $\Omega$ |

**Table 179 • B-LVDS AC Test Parameter Specifications**


| Parameter  | Symbol     | Typ         | Unit     |
|--|------------|-------------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | Cross point | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K          | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5           | pF       |

**Figure 7 • I/O Register Input Timing Diagram**



### 2.3.9.2 Input DDR Timing Diagram

Figure 11 • Input DDR Timing Diagram



### 2.3.9.3 Timing Characteristics

The following table lists the input DDR propagation delays in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

Table 221 • Input DDR Propagation Delays

| Symbol          | Description                                   | Measuring Nodes<br>(from, to) | -1    | -Std  | Unit |
|-----------------|---|-------------------------------|-------|-------|------|
| $T_{DDRICKQ1}$  | Clock-to-Out Out_QR for input DDR             | B, C                          | 0.16  | 0.188 | ns   |
| $T_{DDRICKQ2}$  | Clock-to-Out Out_QF for input DDR             | B, D                          | 0.166 | 0.195 | ns   |
| $T_{DDRISUD}$   | Data setup for input DDR                      | A, B                          | 0.357 | 0.421 | ns   |
| $T_{DDRHD}$     | Data hold for input DDR                       | A, B                          | 0     | 0     | ns   |
| $T_{DDRISUE}$   | Enable setup for input DDR                    | E, B                          | 0.46  | 0.542 | ns   |
| $T_{DDRIHE}$    | Enable hold for input DDR                     | E, B                          | 0     | 0     | ns   |
| $T_{DDRISUSL}$  | Synchronous load setup for input DDR          | G, B                          | 0.46  | 0.542 | ns   |
| $T_{DDRIHSL}$   | Synchronous load hold for input DDR           | G, B                          | 0     | 0     | ns   |
| $T_{DDRIR2Q1}$  | Asynchronous load-to-out QR for input DDR     | F, C                          | 0.587 | 0.69  | ns   |
| $T_{DDRIR2Q2}$  | Asynchronous load-to-out QF for input DDR     | F, D                          | 0.541 | 0.636 | ns   |
| $T_{DDRIREMAL}$ | Asynchronous load removal time for input DDR  | F, B                          | 0     | 0     | ns   |
| $T_{DDRIRECAL}$ | Asynchronous load recovery time for input DDR | F, B                          | 0.074 | 0.087 | ns   |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 8K × 2 in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 234 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8K × 2**

| Parameter  | Symbol          | –1     |     | –Std   |       | Unit |
|--|-----------------|--------|-----|--------|-------|------|
|  |                 | Min    | Max | Min    | Max   |      |
| Clock period   | $T_{CY}$        | 2.5    |     | 2.941  |       | ns   |
| Clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.125  |     | 1.323  |       | ns   |
| Clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.125  |     | 1.323  |       | ns   |
| Pipelined clock period   | $T_{PLCY}$      | 2.5    |     | 2.941  |       | ns   |
| Pipelined clock minimum pulse width high                               | $T_{PLCLKMPWH}$ | 1.125  |     | 1.323  |       | ns   |
| Pipelined clock minimum pulse width low                                | $T_{PLCLKMPWL}$ | 1.125  |     | 1.323  |       | ns   |
| Read access time with pipeline register                                |                 |        |     | 0.32   | 0.377 | ns   |
| Read access time without pipeline register                             | $T_{CLK2Q}$     |        |     | 2.272  | 2.673 | ns   |
| Access time with feed-through write timing                             |                 |        |     | 1.511  | 1.778 | ns   |
| Address setup time   | $T_{ADDRSU}$    | 0.612  |     | 0.72   |       | ns   |
| Address hold time  | $T_{ADDRHD}$    | 0.274  |     | 0.322  |       | ns   |
| Data setup time  | $T_{DSU}$       | 0.33   |     | 0.388  |       | ns   |
| Data hold time   | $T_{DHD}$       | 0.082  |     | 0.096  |       | ns   |
| Block select setup time  | $T_{BLKSU}$     | 0.207  |     | 0.244  |       | ns   |
| Block select hold time   | $T_{BLKHD}$     | 0.216  |     | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |        |     | 1.511  | 1.778 | ns   |
| Block select minimum pulse width                                       | $T_{BLKMPW}$    | 0.186  |     | 0.219  |       | ns   |
| Read enable setup time   | $T_{RDESU}$     | 0.529  |     | 0.622  |       | ns   |
| Read enable hold time  | $T_{RDEHD}$     | 0.071  |     | 0.083  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | $T_{RDPLESU}$   | 0.248  |     | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | $T_{RDPLEHD}$   | 0.102  |     | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | $T_{R2Q}$       |        |     | 1.528  | 1.797 | ns   |
| Asynchronous reset removal time  | $T_{RSTREM}$    | 0.506  |     | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | $T_{RSTREC}$    | 0.004  |     | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | $T_{RSTMPW}$    | 0.301  |     | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | $T_{PLRSTREM}$  | –0.279 |     | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | $T_{PLRSTREC}$  | 0.327  |     | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | $T_{PLRSTMPW}$  | 0.282  |     | 0.332  |       | ns   |
| Synchronous reset setup time   | $T_{SRSTSU}$    | 0.226  |     | 0.265  |       | ns   |
| Synchronous reset hold time  | $T_{SRSTHD}$    | 0.036  |     | 0.043  |       | ns   |
| Write enable setup time  | $T_{WESU}$      | 0.488  |     | 0.574  |       | ns   |
| Write enable hold time   | $T_{WEHD}$      | 0.048  |     | 0.057  |       | ns   |
| Maximum frequency  | $F_{MAX}$       |        |     | 400    | 340   | MHz  |

**Table 238 •  $\mu$ SRAM (RAM64x16) in 64 x 16 Mode (continued)**

| Parameter                            | Symbol         | -1     |     | -Std  |     | Unit |
|--------------------------------------|----------------|--------|-----|-------|-----|------|
|                                      |                | Min    | Max | Min   | Max |      |
| Read synchronous reset hold time     | $T_{SRSTHD}$   | 0.061  |     | 0.071 |     | ns   |
| Write clock period                   | $T_{CCY}$      | 4      |     | 4     |     | ns   |
| Write clock minimum pulse width high | $T_{CCLKMPWH}$ | 1.8    |     | 1.8   |     | ns   |
| Write clock minimum pulse width low  | $T_{CCLKMPWL}$ | 1.8    |     | 1.8   |     | ns   |
| Write block setup time               | $T_{BLKCSU}$   | 0.404  |     | 0.476 |     | ns   |
| Write block hold time                | $T_{BLKCHD}$   | 0.007  |     | 0.008 |     | ns   |
| Write input data setup time          | $T_{DINCSU}$   | 0.115  |     | 0.135 |     | ns   |
| Write input data hold time           | $T_{DINCHD}$   | 0.15   |     | 0.177 |     | ns   |
| Write address setup time             | $T_{ADDRCSU}$  | 0.088  |     | 0.104 |     | ns   |
| Write address hold time              | $T_{ADDRCHD}$  | 0.128  |     | 0.15  |     | ns   |
| Write enable setup time              | $T_{WECSU}$    | 0.397  |     | 0.467 |     | ns   |
| Write enable hold time               | $T_{WECHD}$    | -0.026 |     | -0.03 |     | ns   |
| Maximum frequency                    | $F_{MAX}$      |        | 250 |       | 250 | MHz  |

The following table lists the  $\mu$ SRAM in 128 x 9 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 239 •  $\mu$ SRAM (RAM128x9) in 128 x 9 Mode**

| Parameter   | Symbol          | -1    |        | -Std   |        | Unit  |
|---|-----------------|-------|--------|--------|--------|-------|
|   |                 | Min   | Max    | Min    | Max    |       |
| Read clock period   | $T_{CY}$        | 4     |        | 4      |        | ns    |
| Read clock minimum pulse width high   | $T_{CLKMPWH}$   | 1.8   |        | 1.8    |        | ns    |
| Read clock minimum pulse width low  | $T_{CLKMPWL}$   | 1.8   |        | 1.8    |        | ns    |
| Read pipeline clock period  | $T_{PLCY}$      | 4     |        | 4      |        | ns    |
| Read pipeline clock minimum pulse width high                                | $T_{PLCLKMPWH}$ | 1.8   |        | 1.8    |        | ns    |
| Read pipeline clock minimum pulse width low                                 | $T_{PLCLKMPWL}$ | 1.8   |        | 1.8    |        | ns    |
| Read access time with pipeline register                                     | $T_{CLK2Q}$     |       | 0.266  |        | 0.313  | ns    |
| Read access time without pipeline register                                  |                 |       |        | 1.677  |        | 1.973 |
| Read address setup time in synchronous mode                                 | $T_{ADDRSU}$    | 0.301 |        | 0.354  |        | ns    |
| Read address setup time in asynchronous mode                                |                 |       | 1.856  |        | 2.184  |       |
| Read address hold time in synchronous mode                                  | $T_{ADDRHD}$    | 0.091 |        | 0.107  |        | ns    |
| Read address hold time in asynchronous mode                                 |                 |       | -0.778 |        | -0.915 |       |
| Read enable setup time  | $T_{RDENSU}$    | 0.278 |        | 0.327  |        | ns    |
| Read enable hold time   | $T_{RDENHD}$    | 0.057 |        | 0.067  |        | ns    |
| Read block select setup time  | $T_{BLKSU}$     | 1.839 |        | 2.163  |        | ns    |
| Read block select hold time   | $T_{BLKHD}$     | -0.65 |        | -0.765 |        | ns    |
| Read block select to out disable time (when pipelined register is disabled) | $T_{BLK2Q}$     |       | 2.036  |        | 2.396  | ns    |

**Table 239 •  $\mu$ SRAM (RAM128x9) in 128 × 9 Mode (continued)**

| Parameter   | Symbol         | -1     |       | -Std   |       | Unit |
|---|----------------|--------|-------|--------|-------|------|
|   |                | Min    | Max   | Min    | Max   |      |
| Read asynchronous reset removal time (pipelined clock)                                |                | -0.023 |       | -0.027 |       | ns   |
| Read asynchronous reset removal time (non-pipelined clock)                            | $T_{RSTREM}$   | 0.046  |       | 0.054  |       | ns   |
| Read asynchronous reset recovery time (pipelined clock)                               |                | 0.507  |       | 0.597  |       | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           | $T_{RSTREC}$   | 0.236  |       | 0.278  |       | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |        | 0.835 |        | 0.982 | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$   | 0.271  |       | 0.319  |       | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$   | 0.061  |       | 0.071  |       | ns   |
| Write clock period  | $T_{CCY}$      | 4      |       | 4      |       | ns   |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$ | 1.8    |       | 1.8    |       | ns   |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$ | 1.8    |       | 1.8    |       | ns   |
| Write block setup time  | $T_{BLKCSU}$   | 0.404  |       | 0.476  |       | ns   |
| Write block hold time   | $T_{BLKCHD}$   | 0.007  |       | 0.008  |       | ns   |
| Write input data setup time   | $T_{DINCSU}$   | 0.115  |       | 0.135  |       | ns   |
| Write input data hold time  | $T_{DINCHD}$   | 0.15   |       | 0.177  |       | ns   |
| Write address setup time  | $T_{ADDRCSU}$  | 0.088  |       | 0.104  |       | ns   |
| Write address hold time   | $T_{ADDRCHD}$  | 0.128  |       | 0.15   |       | ns   |
| Write enable setup time   | $T_{WECSU}$    | 0.397  |       | 0.467  |       | ns   |
| Write enable hold time  | $T_{WECHD}$    | -0.026 |       | -0.03  |       | ns   |
| Maximum frequency   | $F_{MAX}$      |        | 250   |        | 250   | MHz  |

The following table lists the  $\mu$ SRAM in 128 × 8 mode in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 240 •  $\mu$ SRAM (RAM128x8) in 128 × 8 Mode**

| Parameter                                    | Symbol          | -1    |       | -Std  |       | Unit |
|--|-----------------|-------|-------|-------|-------|------|
|  |                 | Min   | Max   | Min   | Max   |      |
| Read clock period                            | $T_{CY}$        | 4     |       | 4     |       | ns   |
| Read clock minimum pulse width high          | $T_{CLKMPWH}$   | 1.8   |       | 1.8   |       | ns   |
| Read clock minimum pulse width low           | $T_{CLKMPWL}$   | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock period                   | $T_{PLCY}$      | 4     |       | 4     |       | ns   |
| Read pipeline clock minimum pulse width high | $T_{PLCLKMPWH}$ | 1.8   |       | 1.8   |       | ns   |
| Read pipeline clock minimum pulse width low  | $T_{PLCLKMPWL}$ | 1.8   |       | 1.8   |       | ns   |
| Read access time with pipeline register      |                 |       | 0.266 |       | 0.313 | ns   |
| Read access time without pipeline register   | $T_{CLK2Q}$     |       | 1.677 |       | 1.973 | ns   |
| Read address setup time in synchronous mode  |                 | 0.301 |       | 0.354 |       | ns   |
| Read address setup time in asynchronous mode | $T_{ADDRSU}$    | 1.856 |       | 2.184 |       | ns   |



**Table 243 •  $\mu$ SRAM (RAM1024x1) in 1024 x 1 Mode (continued)**

| Parameter   | Symbol         | -1    |      | -Std  |      | Unit |
|---|----------------|-------|------|-------|------|------|
|   |                | Min   | Max  | Min   | Max  |      |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507 |      | 0.597 |      | ns   |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236 |      | 0.278 |      | ns   |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |       | 0.83 |       | 0.98 | ns   |
| Read synchronous reset setup time   | $T_{SRSTSU}$   | 0.271 |      | 0.319 |      | ns   |
| Read synchronous reset hold time  | $T_{SRSTHD}$   | 0.061 |      | 0.071 |      | ns   |
| Write clock period  | $T_{CCY}$      | 4     |      | 4     |      | ns   |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$ | 1.8   |      | 1.8   |      | ns   |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$ | 1.8   |      | 1.8   |      | ns   |
| Write block setup time  | $T_{BLKCSU}$   | 0.404 |      | 0.476 |      | ns   |
| Write block hold time   | $T_{BLKCHD}$   | 0.007 |      | 0.008 |      | ns   |
| Write input data setup time   | $T_{DINCSU}$   | 0.003 |      | 0.004 |      | ns   |
| Write input data hold time  | $T_{DINCHD}$   | 0.137 |      | 0.161 |      | ns   |
| Write address setup time  | $T_{ADDRCSU}$  | 0.088 |      | 0.104 |      | ns   |
| Write address hold time   | $T_{ADDRCHD}$  | 0.247 |      | 0.29  |      | ns   |
| Write enable setup time   | $T_{WECSU}$    | 0.397 |      | 0.467 |      | ns   |
| Write enable hold time  | $T_{WECHD}$    | -0.03 |      | -0.03 |      | ns   |
| Maximum frequency   | $F_{MAX}$      |       | 250  |       | 250  | MHz  |

### 2.3.13 Programming Times

The following tables list the programming times in typical conditions when  $T_J = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.2\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 244 • JTAG Programming (Fabric Only)**

| M2S/M2GL |                  |         |        |      |
|----------|------------------|---------|--------|------|
| Device   | Image size Bytes | Program | Verify | Unit |
| 005      | 302672           | 22      | 10     | Sec  |
| 010      | 568784           | 28      | 18     | Sec  |
| 025      | 1223504          | 51      | 26     | Sec  |
| 050      | 2424832          | 66      | 54     | Sec  |
| 060      | 2418896          | 77      | 54     | Sec  |
| 090      | 3645968          | 113     | 126    | Sec  |
| 150      | 6139184          | 155     | 193    | Sec  |

**Table 262 • SmartFusion2 Cortex-M3 ISP Programming (Fabric Only)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 302672                  | 6                   | 41             | 8             | Sec         |
| 010                    | 568784                  | 10                  | 48             | 14            | Sec         |
| 025                    | 1223504                 | 21                  | 61             | 29            | Sec         |
| 050                    | 2424832                 | 39                  | 82             | 50            | Sec         |
| 060                    | 2418896                 | 44                  | 87             | 54            | Sec         |
| 090                    | 3645968                 | 66                  | 112            | 79            | Sec         |
| 150                    | 6139184                 | 108                 | 162            | 128           | Sec         |

**Table 263 • SmartFusion2 Cortex-M3 ISP Programming (eNVM Only)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 137536                  | 3                   | 64             | 4             | Sec         |
| 010                    | 274816                  | 4                   | 104            | 7             | Sec         |
| 025                    | 274816                  | 4                   | 104            | 8             | Sec         |
| 050                    | 2,78,528                | 4                   | 102            | 8             | Sec         |
| 060                    | 268480                  | 6                   | 102            | 8             | Sec         |
| 090                    | 544496                  | 10                  | 179            | 15            | Sec         |
| 150                    | 544496                  | 10                  | 180            | 15            | Sec         |

**Table 264 • SmartFusion2 Cortex-M3 ISP Programming (Fabric and eNVM)**

| <b>M2S/M2GL Device</b> | <b>Image size Bytes</b> | <b>Authenticate</b> | <b>Program</b> | <b>Verify</b> | <b>Unit</b> |
|------------------------|-------------------------|---------------------|----------------|---------------|-------------|
| 005                    | 439296                  | 9                   | 83             | 11            | Sec         |
| 010                    | 842688                  | 15                  | 129            | 21            | Sec         |
| 025                    | 1497408                 | 26                  | 143            | 35            | Sec         |
| 050                    | 2695168                 | 43                  | 163            | 55            | Sec         |
| 060                    | 2686464                 | 48                  | 165            | 60            | Sec         |
| 090                    | 4190208                 | 75                  | 266            | 91            | Sec         |
| 150                    | 6682768                 | 117                 | 318            | 141           | Sec         |

The following table lists the math blocks with input register used and output in bypass mode in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 270 • Math Block with Input Register Used and Output in Bypass Mode**

| Parameter                            | Symbol          | -1     |       | -Std   |       | Unit |
|--------------------------------------|-----------------|--------|-------|--------|-------|------|
|                                      |                 | Min    | Max   | Min    | Max   |      |
| Input register setup time            | $T_{MISU}$      | 0.149  |       | 0.176  |       | ns   |
| Input register hold time             | $T_{MIHD}$      | 0.185  |       | 0.218  |       | ns   |
| Synchronous reset/enable setup time  | $T_{MSRSTENSU}$ | 0.08   |       | 0.094  |       | ns   |
| Synchronous reset/enable hold time   | $T_{MSRSTENHD}$ | -0.012 |       | -0.014 |       | ns   |
| Asynchronous reset removal time      | $T_{MARSTREM}$  | -0.005 |       | -0.005 |       | ns   |
| Asynchronous reset recovery time     | $T_{MARSTREC}$  | 0.088  |       | 0.104  |       | ns   |
| Input register clock to output delay | $T_{MICQ}$      |        | 2.52  |        | 2.964 | ns   |
| CDIN to output delay                 | $T_{MCDIN2Q}$   |        | 1.951 |        | 2.295 | ns   |

The following table lists the math blocks with input and output in bypass mode in worst commercial-case conditions when  $T_J = 85\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 271 • Math Block with Input and Output in Bypass Mode**

| Parameter             | Symbol        | -1    | -Std  | Unit |
|-----------------------|---------------|-------|-------|------|
|                       |               | Max   | Max   |      |
| Input to output delay | $T_{MIQ}$     | 2.568 | 3.022 | ns   |
| CDIN to output delay  | $T_{MCDIN2Q}$ | 1.951 | 2.295 | ns   |

### 2.3.15 Embedded NVM (eNVM) Characteristics

The following table lists the eNVM read performance in worst-case conditions when  $V_{DD} = 1.14\text{ V}$ ,  $V_{PPNVM} = V_{PP} = 2.375\text{ V}$ .

**Table 272 • eNVM Read Performance**

| Symbol        | Description                 | Operating Temperature Range |      |                  |      |               |      | Unit |
|---------------|-----------------------------|-----------------------------|------|------------------|------|---------------|------|------|
|               |                             | -1                          | -Std | -1               | -Std | -1            | -Std |      |
| $T_J$         | Junction temperature range  | -55 °C to 125 °C            |      | -40 °C to 100 °C |      | 0 °C to 85 °C |      | °C   |
| $F_{MAXREAD}$ | eNVM maximum read frequency | 25                          | 25   | 25               | 25   | 25            | 25   | MHz  |

The following table lists the eNVM page programming in worst-case conditions when  $V_{DD} = 1.14\text{ V}$ ,  $V_{PPNVM} = V_{PP} = 2.375\text{ V}$ .

**Table 273 • eNVM Page Programming**

| Symbol        | Description                | Operating Temperature Range |      |                  |      |               |      | Unit |
|---------------|----------------------------|-----------------------------|------|------------------|------|---------------|------|------|
|               |                            | -1                          | -Std | -1               | -Std | -1            | -Std |      |
| $T_J$         | Junction temperature range | -55 °C to 125 °C            |      | -40 °C to 100 °C |      | 0 °C to 85 °C |      | °C   |
| $T_{PAGEPGM}$ | eNVM page programming time | 40                          | 40   | 40               | 40   | 40            | 40   | ms   |

## 2.3.16 SRAM PUF


For more details on static random-access memory (SRAM) physical unclonable functions (PUF) services, see *AC434: Using SRAM PUF System Service in SmartFusion2 Application Note*.

The following table lists the SRAM PUF in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 274 • SRAM PUF**

| Service                  | PUF Off |        | PUF On |        | Unit |
|--------------------------|---------|--------|--------|--------|------|
|                          | Typ     | Max    | Typ    | Max    |      |
| Create activation code   | 709.1   | 746.4  | 754.4  | 762.5  | ms   |
| Delete activation code   | 1329.3  | 1399.3 | 1414.1 | 1429.3 | ms   |
| Create intrinsic keycode | 656.6   | 691.1  | 698.5  | 706.0  | ms   |
| Create extrinsic keycode | 656.6   | 691.1  | 698.5  | 706.0  | ms   |
| Get number of keys       | 1.3     | 1.4    | 1.4    | 1.4    | ms   |
| Export (Kc0, Kc1)        | 998.0   | 1050.5 | 1061.7 | 1073.1 | ms   |
| Export 2 keycodes        | 2020.2  | 2126.5 | 2149.2 | 2172.3 | ms   |
| Export 4 keycodes        | 3065.7  | 3227.0 | 3261.3 | 3296.4 | ms   |
| Export 8 keycodes        | 5101.0  | 5369.5 | 5426.6 | 5485.0 | ms   |
| Export 16 keycodes       | 9212.1  | 9697.0 | 9800.1 | 9905.5 | ms   |
| Import (Kc0, Kc1)        | 39.7    | 41.8   | 42.2   | 42.7   | ms   |
| Import 2 keycodes        | 50.1    | 52.7   | 53.3   | 53.9   | ms   |
| Import 4 keycodes        | 60.6    | 63.8   | 64.5   | 65.2   | ms   |
| Import 8 keycodes        | 80.9    | 85.1   | 86.1   | 87.0   | ms   |
| Import 16 keycodes       | 123.8   | 130.4  | 131.7  | 133.2  | ms   |
| Delete keycode           | 552.5   | 581.6  | 587.8  | 594.1  | ms   |
| Fetch key                | 31.4    | 33.0   | 33.4   | 33.7   | ms   |
| Fetch ecc key            | 20.0    | 21.1   | 21.3   | 21.5   | ms   |
| Get seed                 | 2.0     | 2.1    | 2.2    | 2.2    | ms   |

Figure 22 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)



### 2.3.32 CAN Controller Characteristics

The following table lists the CAN controller characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

Table 306 • CAN Controller Characteristics

| Parameter               | Description                                      | -1   | -Std | Unit |
|-------------------------|--|------|------|------|
| FCANREFCLK <sup>1</sup> | Internally sourced CAN reference clock frequency | 160  | 136  | MHz  |
| BAUDCANMAX              | Maximum CAN performance baud rate                | 1    | 1    | Mbps |
| BAUDCANMIN              | Minimum CAN performance baud rate                | 0.05 | 0.05 | Mbps |

1. PCLK to CAN controller must be a multiple of 8 MHz.

### 2.3.33 USB Characteristics

The following table lists the USB characteristics in worst-case industrial conditions when  $T_J = 100\text{ }^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

Table 307 • USB Characteristics

| Parameter  | Description                                      | -1    | -Std  | Unit |
|------------|--|-------|-------|------|
| FUSBREFCLK | Internally sourced USB reference clock frequency | 166   | 142   | MHz  |
| TUSBCLK    | USB clock period                                 | 16.66 | 16.66 | ns   |
| TUSBPD     | Clock to USB data propagation delay              | 9.0   | 9.0   | ns   |
| TUSBSU     | Setup time for USB data                          | 6.0   | 6.0   | ns   |
| TUSBHD     | Hold time for USB data                           | 0     | 0     | ns   |