


Welcome to [E-XFL.COM](#)



### [\*\*Embedded - System On Chip \(SoC\): The Heart of Modern Embedded Systems\*\*](#)

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are [Embedded - System On Chip \(SoC\)](#)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | ARM® Cortex®-M3   |
| Flash Size              | 512KB   |
| RAM Size                | 64KB  |
| Peripherals             | DDR, PCIe, SERDES   |
| Connectivity            | CANbus, Ethernet, I²C, SPI, UART/USART, USB   |
| Speed                   | 166MHz  |
| Primary Attributes      | FPGA - 150K Logic Modules   |
| Operating Temperature   | -40°C ~ 100°C (TJ)  |
| Package / Case          | 484-BFBGA   |
| Supplier Device Package | 484-FBGA (19x19)  |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s150ts-fcv484i">https://www.e-xfl.com/product-detail/microchip-technology/m2s150ts-fcv484i</a> |

# Figures

---

|           |   |     |
|-----------|---|-----|
| Figure 1  | High Temperature Data Retention (HTR) .....                             | 9   |
| Figure 2  | Timing Model .....  | 15  |
| Figure 3  | Input Buffer AC Loading .....   | 17  |
| Figure 4  | Output Buffer AC Loading .....  | 18  |
| Figure 5  | Tristate Buffer for Enable Path Test Point .....                        | 19  |
| Figure 6  | Timing Model for Input Register .....                                   | 65  |
| Figure 7  | I/O Register Input Timing Diagram .....                                 | 66  |
| Figure 8  | Timing Model for Output/Enable Register .....                           | 68  |
| Figure 9  | I/O Register Output Timing Diagram .....                                | 69  |
| Figure 10 | Input DDR Module .....  | 70  |
| Figure 11 | Input DDR Timing Diagram .....  | 71  |
| Figure 12 | Output DDR Module .....   | 73  |
| Figure 13 | Output DDR Timing Diagram .....   | 74  |
| Figure 14 | LUT-4 .....   | 75  |
| Figure 15 | Sequential Module .....   | 76  |
| Figure 16 | Sequential Module Timing Diagram .....                                  | 77  |
| Figure 17 | Power-up to Functional Timing Diagram for SmartFusion2 .....            | 115 |
| Figure 18 | Power-up to Functional Timing Diagram for IGLOO2 .....                  | 116 |
| Figure 19 | DEVRST_N to Functional Timing Diagram for SmartFusion2 .....            | 117 |
| Figure 20 | DEVRST_N to Functional Timing Diagram for IGLOO2 .....                  | 119 |
| Figure 21 | I2C Timing Parameter Definition .....                                   | 125 |
| Figure 22 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) ..... | 128 |
| Figure 23 | SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1) ..... | 131 |

|           |   |     |
|-----------|---|-----|
| Table 273 | eNVM Page Programming .....   | 104 |
| Table 274 | SRAM PUF .....  | 105 |
| Table 275 | Non-Deterministic Random Bit Generator (NRBG) .....                                   | 106 |
| Table 276 | Cryptographic Block Characteristics .....   | 106 |
| Table 277 | Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) .....  | 107 |
| Table 278 | Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) ..... | 108 |
| Table 279 | Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz) .....   | 108 |
| Table 280 | Electrical Characteristics of the 50 MHz RC Oscillator .....                          | 109 |
| Table 281 | Electrical Characteristics of the 1 MHz RC Oscillator .....                           | 109 |
| Table 282 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification .....                         | 110 |
| Table 283 | IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications .....                 | 111 |
| Table 284 | JTAG 1532 for 005, 010, 025, and 050 Devices .....                                    | 112 |
| Table 285 | JTAG 1532 for 060, 090, and 150 Devices .....   | 112 |
| Table 286 | System Controller SPI Characteristics for All Devices .....                           | 113 |
| Table 287 | Supported I/O Configurations for System Controller SPI (for MSIO Bank Only) .....     | 113 |
| Table 288 | Power-up to Functional Times for SmartFusion2 .....                                   | 114 |
| Table 289 | Power-up to Functional Times for IGLOO2 .....   | 115 |
| Table 290 | DEVRST_N Characteristics for All Devices .....  | 116 |
| Table 291 | DEVRST_N to Functional Times for SmartFusion2 .....                                   | 116 |
| Table 292 | DEVRST_N to Functional Times for IGLOO2 .....   | 118 |
| Table 293 | Flash*Freeze Entry and Exit Times .....   | 119 |
| Table 294 | DDR Memory Interface Characteristics .....  | 120 |
| Table 295 | SFP Transceiver Electrical Characteristics .....                                      | 120 |
| Table 296 | Transmitter Parameters .....  | 121 |
| Table 297 | Receiver Parameters .....   | 122 |
| Table 298 | SerDes Protocol Compliance .....  | 122 |
| Table 299 | SerDes Reference Clock AC Specifications .....  | 123 |
| Table 300 | HCSL Minimum and Maximum DC Input Levels (Applicable to SerDes REFCLK Only) .....     | 123 |
| Table 301 | HCSL Minimum and Maximum AC Switching Speeds (Applicable to SerDes REFCLK Only) ..... | 123 |
| Table 302 | Maximum Frequency for MSS Main Clock .....  | 123 |
| Table 303 | I2C Characteristics .....   | 124 |
| Table 304 | I2C Switching Characteristics .....   | 125 |
| Table 305 | SPI Characteristics for All Devices .....   | 126 |
| Table 306 | CAN Controller Characteristics .....  | 128 |
| Table 307 | USB Characteristics .....   | 128 |
| Table 308 | MMUART Characteristics .....  | 129 |
| Table 309 | Maximum Frequency for HPMS Main Clock .....   | 129 |
| Table 310 | SPI Characteristics for All Devices .....   | 129 |

- For flash programming and retention maximum limits, see Table 5, page 7. For recommended operating conditions, see Table 4, page 6.

**Table 4 • Recommended Operating Conditions**

| Parameter   | Symbol                          | Min   | Typ | Max   | Unit | Conditions  |
|---|---------------------------------|-------|-----|-------|------|-------------|
| Operating junction temperature  | T <sub>J</sub>                  | 0     | 25  | 85    | °C   | Commercial  |
|   |                                 | -40   | 25  | 100   | °C   | Industrial  |
| Programming junction temperatures <sup>1</sup>  | T <sub>J</sub>                  | 0     | 25  | 85    | °C   | Commercial  |
|   |                                 | -40   | 25  | 100   | °C   | Industrial  |
| DC core supply voltage.<br>Must always power this pin.  | V <sub>DD</sub>                 | 1.14  | 1.2 | 1.26  | V    |             |
| Power supply for charge pumps<br>(for normal operation and<br>programming) for the 005, 010,<br>025, 050, 060 devices | V <sub>PP</sub>                 | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Power supply for charge pumps (for<br>normal operation and programming)<br>for the 090 and 150 devices                | V <sub>PP</sub>                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL   | MSS_MDDR_PLL_VDDA               | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL   | HPMS_MDDR_PLL_VDDA              | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for FDDR PLL   | FDDR_PLL_VDDA                   | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL   | PLL0_PLL1_MSS_MDDR_V<br>DDA     | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for MDDR PLL   | PLL0_PLL1_HPMS_MDDR_<br>VDDA    | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power pad for PLL0 to PLL5   | CCC_XX[01]_PLL_VDDA             | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| High supply voltage for PLL<br>SerDes[01]   | SERDES_[01]_PLL_VDDA            | 2.375 | 2.5 | 2.625 | V    | 2.5 V range |
|   |                                 | 3.15  | 3.3 | 3.45  | V    | 3.3 V range |
| Analog power for SerDes[01] PLL<br>Lane 0 to Lane 3. This is a 2.5 V<br>SerDes internal PLL supply.                   | SERDES_[01]_L[0123]_VD<br>DAPLL | 2.375 | 2.5 | 2.625 | V    |             |
| TX/RX analog I/O voltage. Low<br>voltage power for the lanes of<br>SerDesIF0. This is a 1.2 V SerDes<br>PMA supply.   | SERDES_[01]_L[0123]_VD<br>DAIO  | 1.14  | 1.2 | 1.26  | V    |             |
| PCIe/PCS power supply   | SERDES_[01]_VDD                 | 1.14  | 1.2 | 1.26  | V    |             |
| 1.2 V DC supply voltage   | V <sub>DD1x</sub>               | 1.14  | 1.2 | 1.26  | V    |             |
| 1.5 V DC supply voltage   | V <sub>DD1x</sub>               | 1.425 | 1.5 | 1.575 | V    |             |
| 1.8 V DC supply voltage   | V <sub>DD1x</sub>               | 1.71  | 1.8 | 1.89  | V    |             |
| 2.5 V DC supply voltage   | V <sub>DD1x</sub>               | 2.375 | 2.5 | 2.625 | V    |             |


## 2.3.5 User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the I/Os section of the [UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide](#).

### 2.3.5.1 Input Buffer and AC Loading

The following figure shows the input buffer and AC loading.

**Figure 3 • Input Buffer AC Loading**



**Table 53 • LVC MOS 1.8 V AC Calibrated Impedance Option**

| Parameter   | Symbol               | Typ                       | Unit |
|---|----------------------|---------------------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | R <sub>ODT_CAL</sub> | 75, 60, 50,<br>33, 25, 20 | Ω    |

**Table 54 • LVC MOS 1.8 V AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point for data path  | V <sub>TRIP</sub> | 0.9 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )                             | R <sub>ENT</sub>  | 2k  | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , C <sub>ENT</sub><br>T <sub>LZ</sub> ) |                   | 5   | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5   | pF   |

**Table 55 • LVC MOS 1.8 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                    | V <sub>OH</sub> (V)     | V <sub>OL</sub> (V) | I <sub>OH</sub> (at V <sub>OH</sub> ) | I <sub>OL</sub> (at V <sub>OL</sub> ) |
|------------------------|----------------|--------------------|-------------------------|---------------------|---------------------------------------|---------------------------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank     | Min                     | Max                 | mA                                    | mA                                    |
| 2 mA                   | 2 mA           | 2 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 2                                     | 2                                     |
| 4 mA                   | 4 mA           | 4 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 4                                     | 4                                     |
| 6 mA                   | 6 mA           | 6 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 6                                     | 6                                     |
| 8 mA                   | 8 mA           | 8 mA               | V <sub>DDI</sub> – 0.45 | 0.45                | 8                                     | 8                                     |
| 10 mA                  | 10 mA          | 10 mA              | V <sub>DDI</sub> – 0.45 | 0.45                | 10                                    | 10                                    |
| 12 mA                  |                | 12 mA              | V <sub>DDI</sub> – 0.45 | 0.45                | 12                                    | 12                                    |
|                        |                | 16 mA <sup>1</sup> | V <sub>DDI</sub> – 0.45 | 0.45                | 16                                    | 16                                    |

1. 16 mA drive strengths, all slews, meets LPDDR JEDEC electrical compliance.

#### AC Switching Characteristics

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.71 V

**Table 56 • LVC MOS 1.8 V Receiver Characteristics (Input Buffers)**

| On-Die Termination<br>(ODT)  | T <sub>PY</sub> |       |       |       | T <sub>PYS</sub> | Unit |
|--|-----------------|-------|-------|-------|------------------|------|
|  | -1              | -Std  | -1    | -Std  |                  |      |
| <b>LVC MOS 1.8 V<br/>(for DDRIO I/O bank<br/>with Fixed Codes)</b> | None            | 1.968 | 2.315 | 2.099 | 2.47             | ns   |
|  | None            | 2.898 | 3.411 | 2.883 | 3.393            | ns   |
|  | 50              | 3.05  | 3.59  | 3.044 | 3.583            | ns   |
| <b>LVC MOS 1.8 V<br/>(for MSIO I/O bank)</b>                       | 75              | 2.999 | 3.53  | 2.987 | 3.516            | ns   |
|  | 150             | 2.947 | 3.469 | 2.933 | 3.452            | ns   |
|  | None            | 2.611 | 3.071 | 2.598 | 3.057            | ns   |
|  | 50              | 2.775 | 3.264 | 2.775 | 3.265            | ns   |
| <b>LVC MOS 1.8 V<br/>(for MSIOD I/O bank)</b>                      | 75              | 2.72  | 3.2   | 2.712 | 3.19             | ns   |
|  | 150             | 2.666 | 3.137 | 2.655 | 3.123            | ns   |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 67 • LVC MOS 1.5 V Receiver Characteristics for DDRIO I/O Bank with Fixed Codes (Input Buffers)**

| On-Die Termination<br>(ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-----------------------------|-----------------|-------|------------------|-------|------|
|                             | -1              | -Std  | -1               | -Std  |      |
| None                        | 2.051           | 2.413 | 2.086            | 2.455 | ns   |

**Table 68 • LVC MOS 1.5 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-----------------------------|-----------------|-------|------------------|-------|------|
|                             | -1              | -Std  | -1               | -Std  |      |
| None                        | 3.311           | 3.896 | 3.285            | 3.865 | ns   |
| 50                          | 3.654           | 4.299 | 3.623            | 4.263 | ns   |
| 75                          | 3.533           | 4.156 | 3.501            | 4.119 | ns   |
| 150                         | 3.415           | 4.018 | 3.388            | 3.986 | ns   |

**Table 69 • LVC MOS 1.5 V Receiver Characteristics for MSIOD I/O Bank (Input Buffers)**

| On-Die Termination<br>(ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-----------------------------|-----------------|-------|------------------|-------|------|
|                             | -1              | -Std  | -1               | -Std  |      |
| None                        | 2.959           | 3.481 | 2.93             | 3.447 | ns   |
| 50                          | 3.298           | 3.88  | 3.268            | 3.845 | ns   |
| 75                          | 3.162           | 3.719 | 3.128            | 3.68  | ns   |
| 150                         | 3.053           | 3.592 | 3.021            | 3.554 | ns   |

**Table 70 • LVC MOS 1.5 V Transmitter Characteristics for DDRIO I/O Bank (Output and Tristate Buffers)**

| Output<br>Drive<br>Selection | Slew<br>Control | T <sub>DP</sub> |       | T <sub>ZL</sub> |       | T <sub>ZH</sub> |       | T <sub>HZ</sub> <sup>1</sup> |       | T <sub>LZ</sub> <sup>1</sup> |       | Unit |
|------------------------------|-----------------|-----------------|-------|-----------------|-------|-----------------|-------|------------------------------|-------|------------------------------|-------|------|
|                              |                 | -1              | -Std  | -1              | -Std  | -1              | -Std  | -1                           | -Std  | -1                           | -Std  |      |
| 2 mA                         | Slow            | 5.122           | 6.026 | 4.31            | 5.07  | 5.145           | 6.052 | 5.258                        | 6.186 | 4.672                        | 5.496 | ns   |
|                              | Medium          | 4.58            | 5.389 | 3.86            | 4.54  | 4.6             | 5.411 | 4.977                        | 5.855 | 4.357                        | 5.126 | ns   |
|                              | Medium fast     | 4.323           | 5.086 | 3.629           | 4.269 | 4.341           | 5.107 | 4.804                        | 5.652 | 4.228                        | 4.974 | ns   |
|                              | Fast            | 4.296           | 5.054 | 3.609           | 4.245 | 4.314           | 5.075 | 4.791                        | 5.636 | 4.219                        | 4.963 | ns   |
| 4 mA                         | Slow            | 4.449           | 5.235 | 3.707           | 4.361 | 4.443           | 5.227 | 6.058                        | 7.127 | 5.458                        | 6.421 | ns   |
|                              | Medium          | 3.961           | 4.66  | 3.264           | 3.839 | 3.954           | 4.651 | 5.778                        | 6.797 | 5.116                        | 6.018 | ns   |
|                              | Medium fast     | 3.729           | 4.387 | 3.043           | 3.579 | 3.72            | 4.376 | 5.63                         | 6.624 | 4.981                        | 5.86  | ns   |
|                              | Fast            | 3.704           | 4.358 | 3.027           | 3.56  | 3.695           | 4.347 | 5.624                        | 6.617 | 4.973                        | 5.851 | ns   |

**Table 77 • LVC MOS 1.2 V AC Calibrated Impedance Option**

| Parameter   | Symbol   | Typ            | Unit |
|---|----------|----------------|------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | RODT_CAL | 75, 60, 50, 40 | Ω    |

**Table 78 • LVC MOS 1.2 V AC Test Parameter Specifications**

| Parameter   | Symbol            | Typ | Unit |
|---|-------------------|-----|------|
| Measuring/trip point  | V <sub>TRIP</sub> | 0.6 | V    |
| Resistance for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> )         | R <sub>ENT</sub>  | 2K  | Ω    |
| Capacitive loading for enable path (T <sub>ZH</sub> , T <sub>ZL</sub> , T <sub>HZ</sub> , T <sub>LZ</sub> ) | C <sub>ENT</sub>  | 5   | pF   |
| Capacitive loading for data path (T <sub>DP</sub> )   | C <sub>LOAD</sub> | 5   | pF   |

**Table 79 • LVC MOS 1.2 V Transmitter Drive Strength Specifications**

| Output Drive Selection |               |                | V <sub>OH</sub> (V)     | V <sub>OL</sub> (V)     | I <sub>OH</sub> (at V <sub>OH</sub> )<br>mA | I <sub>OL</sub> (at V <sub>OL</sub> )<br>mA |
|------------------------|---------------|----------------|-------------------------|-------------------------|---|---|
|                        | MSIO I/O Bank | MSIOD I/O Bank | DDRIO I/O Bank          | Min                     | Max   |   |
| 2 mA                   | 2 mA          | 2 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 2   | 2   |
| 4 mA                   | 4 mA          | 4 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 4   | 4   |
|                        |               | 6 mA           | V <sub>DDI</sub> × 0.75 | V <sub>DDI</sub> × 0.25 | 6   | 6   |

**Note:** For a detailed I/V curve, use the corresponding IBIS models:  
[www.microsemi.com/soc/download/ibis/default.aspx](http://www.microsemi.com/soc/download/ibis/default.aspx).

#### AC Switching Characteristics

Worst commercial-case conditions: T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V, V<sub>DDI</sub> = 1.14 V

**Table 80 • LVC MOS 1.2 V Receiver Characteristics for DDRIO I/O Bank with Fixed Code (Input Buffers)**

| On-Die Termination (ODT) | T <sub>PY</sub> |      | T <sub>PYS</sub> |       | Unit |
|--------------------------|-----------------|------|------------------|-------|------|
|                          | -1              | -Std | -1               | -Std  |      |
| None                     | 2.448           | 2.88 | 2.466            | 2.901 | ns   |

**Table 81 • LVC MOS 1.2 V Receiver Characteristics for MSIO I/O Bank (Input Buffers)**

| On-Die Termination ODT) | T <sub>PY</sub> |       | T <sub>PYS</sub> |       | Unit |
|-------------------------|-----------------|-------|------------------|-------|------|
|                         | -1              | -Std  | -1               | -Std  |      |
| None                    | 4.714           | 5.545 | 4.675            | 5.5   | ns   |
| 50                      | 6.668           | 7.845 | 6.579            | 7.74  | ns   |
| 75                      | 5.832           | 6.862 | 5.76             | 6.777 | ns   |
| 150                     | 5.162           | 6.073 | 5.111            | 6.014 | ns   |

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 3.0\text{ V}$

**Table 91 • PCI/PCIX AC Switching Characteristics for Receiver for MSIO I/O Bank (Input Buffers)**

| On-Die Termination (ODT) | $T_{PY}$ |       | $T_{PYS}$ |       | Unit |
|--------------------------|----------|-------|-----------|-------|------|
|                          | -1       | -Std  | -1        | -Std  |      |
| None                     | 2.229    | 2.623 | 2.238     | 2.633 | ns   |

**Table 92 • PCI/PCIX AC switching Characteristics for Transmitter for MSIO I/O Bank (Output and Tristate Buffers)**

| $T_{DP}$ | $T_{ZL}$ | $T_{ZH}$ | $T_{HZ}$ | $T_{LZ}$ |       |       |
|----------|----------|----------|----------|----------|-------|-------|
| -1       | -Std     | -1       | -Std     | -1       | -Std  | Unit  |
| 2.146    | 2.525    | 2.043    | 2.404    | 2.084    | 2.452 | 6.095 |
|          |          |          |          |          | 7.171 | 5.558 |
|          |          |          |          |          | 6.539 | ns    |

### 2.3.6 Memory Interface and Voltage Referenced I/O Standards

This section describes High-Speed Transceiver Logic (HSTL) memory interface and voltage reference I/O standards.

#### 2.3.6.1 High-Speed Transceiver Logic (HSTL)

The HSTL standard is a general purpose high-speed bus standard sponsored by IBM (EIA/JESD8-6). IGLOO2 FPGA and SmartFusion2 SoC FPGA devices support two classes of the 1.5 V HSTL. These differential versions of the standard require a differential amplifier input buffer and a push-pull output buffer.

**Minimum and Maximum DC/AC Input and Output Levels Specification (Applicable to DDRIO Bank Only)**

**Table 93 • HSTL Recommended DC Operating Conditions**

| Parameter               | Symbol    | Min   | Typ   | Max   | Unit |
|-------------------------|-----------|-------|-------|-------|------|
| Supply voltage          | $V_{DDI}$ | 1.425 | 1.5   | 1.575 | V    |
| Termination voltage     | $V_{TT}$  | 0.698 | 0.750 | 0.803 | V    |
| Input reference voltage | $V_{REF}$ | 0.698 | 0.750 | 0.803 | V    |

**Table 94 • HSTL DC Input Voltage Specification**

| Parameter                       | Symbol        | Min             | Max             | Unit |
|---------------------------------|---------------|-----------------|-----------------|------|
| DC input logic high             | $V_{IH}$ (DC) | $V_{REF} + 0.1$ | 1.575           | V    |
| DC input logic low              | $V_{IL}$ (DC) | -0.3            | $V_{REF} - 0.1$ | V    |
| Input current high <sup>1</sup> | $I_{IH}$ (DC) |                 |                 |      |
| Input current low <sup>1</sup>  | $I_{IL}$ (DC) |                 |                 |      |

1. See Table 24, page 22.

**Table 95 • HSTL DC Output Voltage Specification Applicable to DDRIO I/O Bank Only**

| Parameter   | Symbol               | Min             | Max | Unit |
|---|----------------------|-----------------|-----|------|
| <b>HSTL Class I</b>   |                      |                 |     |      |
| DC output logic high  | $V_{OH}$             | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low   | $V_{OL}$             |                 | 0.4 | V    |
| Output minimum source DC current (MSIO and DDRIO I/O banks) | $I_{OH}$ at $V_{OH}$ | -8.0            |     | mA   |
| Output minimum sink current (MSIO and DDRIO I/O banks)      | $I_{OL}$ at $V_{OL}$ | 8.0             |     | mA   |
| <b>HSTL Class II</b>  |                      |                 |     |      |
| DC output logic high  | $V_{OH}$             | $V_{DDI} - 0.4$ |     | V    |
| DC output logic low   | $V_{OL}$             |                 | 0.4 | V    |
| Output minimum source DC current                            | $I_{OH}$ at $V_{OH}$ | -16.0           |     | mA   |
| Output minimum sink current                                 | $I_{OL}$ at $V_{OL}$ | 16.0            |     | mA   |

**Table 96 • HSTL DC Differential Voltage Specification**

| Parameter                     | Symbol        | Min | Max | Unit |
|-------------------------------|---------------|-----|-----|------|
| DC input differential voltage | $V_{ID}$ (DC) | 0.2 |     | V    |

**Table 97 • HSTL AC Differential Voltage Specifications**

| Parameter                           | Symbol     | Min  | Max | Unit |
|-------------------------------------|------------|------|-----|------|
| AC input differential voltage       | $V_{DIFF}$ | 0.4  |     | V    |
| AC differential cross point voltage | $V_x$      | 0.68 | 0.9 | V    |

**Table 98 • HSTL Minimum and Maximum AC Switching Speed**

| Parameter         | Symbol    | Max | Unit | Conditions                           |
|-------------------|-----------|-----|------|--------------------------------------|
| Maximum data rate | $D_{MAX}$ | 400 | Mbps | AC loading: per JEDEC specifications |

**Table 99 • HSTL Impedance Specification**

| Parameter   | Symbol    | Typ        | Unit     | Conditions                          |
|---|-----------|------------|----------|-------------------------------------|
| Supported output driver calibrated impedance (for DDRIO I/O bank) | $R_{REF}$ | 25.5, 47.8 | $\Omega$ | Reference resistance = 191 $\Omega$ |
| Effective impedance value (ODT for DDRIO I/O bank only)           | $R_{TT}$  | 47.8       | $\Omega$ | Reference resistance = 191 $\Omega$ |

**Table 136 • SSTL15 AC Test Parameter Specifications (for DDRIO I/O Bank Only)**

| Parameter  | Symbol     | Typ  | Unit     |
|--|------------|------|----------|
| Measuring/trip point for data path   | $V_{TRIP}$ | 0.75 | V        |
| Resistance for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ )         | $R_{ENT}$  | 2K   | $\Omega$ |
| Capacitive loading for enable path ( $T_{ZH}$ , $T_{ZL}$ , $T_{HZ}$ , $T_{LZ}$ ) | $C_{ENT}$  | 5    | pF       |
| Reference resistance for data test path for SSTL15 Class I ( $T_{DP}$ )          | RTT_TEST   | 50   | $\Omega$ |
| Reference resistance for data test path for SSTL15 Class II ( $T_{DP}$ )         | RTT_TEST   | 25   | $\Omega$ |
| Capacitive loading for data path ( $T_{DP}$ )                                    | $C_{LOAD}$ | 5    | pF       |

**AC Switching Characteristics**Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$ **Table 137 • DDR3/SSTL15 Receiver Characteristics for DDRIO I/O Bank – with Calibration Only**

|                          |      | $T_{PY}$ |       |      |
|--------------------------|------|----------|-------|------|
| On-Die Termination (ODT) |      | -1       | -Std  | Unit |
| Pseudo differential      | None | 1.605    | 1.888 | ns   |
|                          | 20   | 1.616    | 1.901 | ns   |
|                          | 30   | 1.613    | 1.897 | ns   |
|                          | 40   | 1.611    | 1.895 | ns   |
|                          | 60   | 1.609    | 1.893 | ns   |
|                          | 120  | 1.607    | 1.89  | ns   |
| True differential        | None | 1.623    | 1.91  | ns   |
|                          | 20   | 1.637    | 1.926 | ns   |
|                          | 30   | 1.63     | 1.918 | ns   |
|                          | 40   | 1.626    | 1.914 | ns   |
|                          | 60   | 1.622    | 1.91  | ns   |
|                          | 120  | 1.619    | 1.905 | ns   |

**Table 138 • DDR3/SSTL15 Transmitter Characteristics (Output and Tristate Buffers)**

|   | $T_{DP}$ |       | $T_{ZL}$ |       | $T_{ZH}$ |       | $T_{HZ}$ |       | $T_{LZ}$ |       | Unit |
|---|----------|-------|----------|-------|----------|-------|----------|-------|----------|-------|------|
|   | -1       | -Std  |      |
| <b>DDR3 Reduced Drive/SSTL15 Class I (for DDRIO I/O Bank)</b> |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.533    | 2.98  | 2.522    | 2.967 | 2.523    | 2.968 | 2.427    | 2.855 | 2.428    | 2.856 | ns   |
| Differential  | 2.555    | 3.005 | 3.073    | 3.615 | 3.073    | 3.615 | 2.416    | 2.843 | 2.416    | 2.843 | ns   |
| <b>DDR3 Full Drive/SSTL15 Class II (for DDRIO I/O Bank)</b>   |          |       |          |       |          |       |          |       |          |       |      |
| Single-ended  | 2.53     | 2.977 | 2.514    | 2.958 | 2.516    | 2.96  | 2.422    | 2.849 | 2.425    | 2.852 | ns   |
| Differential  | 2.552    | 3.002 | 2.591    | 3.048 | 2.59     | 3.047 | 2.882    | 3.391 | 2.881    | 3.39  | ns   |

**Table 215 • LVPECL DC Input Voltage Specification**

| Parameter        | Symbol | Min | Max  | Unit |
|------------------|--------|-----|------|------|
| DC input voltage | $V_I$  | 0   | 3.45 | V    |

**Table 216 • LVPECL DC Differential Voltage Specification**

| Parameter                  | Symbol      | Min | Typ | Max   | Unit |
|----------------------------|-------------|-----|-----|-------|------|
| Input common mode voltage  | $V_{ICM}$   | 0.3 |     | 2.8   | V    |
| Input differential voltage | $V_{IDIFF}$ | 100 | 300 | 1,000 | mV   |

**Table 217 • LVPECL Minimum and Maximum AC Switching Speeds**

| Parameter         | Symbol    | Max | Unit |
|-------------------|-----------|-----|------|
| Maximum data rate | $D_{MAX}$ | 900 | Mbps |

### AC Switching Characteristics

Worst commercial-case conditions:  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ .


**Table 218 • LVPECL Receiver Characteristics for MSIO I/O Bank**


| On-Die Termination (ODT) | $T_{PY}$ |       | Unit |
|--------------------------|----------|-------|------|
|                          | -1       | -Std  |      |
| None                     | 2.572    | 3.025 | ns   |
| 100                      | 2.569    | 3.023 | ns   |

## 2.3.8 I/O Register Specifications

This section describes input and output register specifications.

### 2.3.8.1 Input Register

**Figure 6 • Timing Model for Input Register**

**Figure 9 • I/O Register Output Timing Diagram**

The following table lists the output/enable propagation delays in worst commercial-case conditions when  $T_J = 85^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 220 • Output/Enable Data Register Propagation Delays**

| Parameter  | Symbol        | Measuring Nodes<br>(from, to) <sup>1</sup> | -1    | -Std  | Unit |
|--|---------------|--|-------|-------|------|
| Bypass delay of the output/enable register                           | $T_{OBYP}$    | F, G or H, I                               | 0.353 | 0.415 | ns   |
| Clock-to-Q of the output/enable register                             | $T_{OCLKQ}$   | E, G or E, I                               | 0.263 | 0.309 | ns   |
| Data setup time for the output/enable register                       | $T_{OSUD}$    | A, E or J, E                               | 0.19  | 0.223 | ns   |
| Data hold time for the output/enable register                        | $T_{OHD}$     | A, E or J, E                               | 0     | 0     | ns   |
| Enable setup time for the output/enable register                     | $T_{OSUE}$    | B, E                                       | 0.419 | 0.493 | ns   |
| Enable hold time for the output/enable register                      | $T_{OHE}$     | B, E                                       | 0     | 0     | ns   |
| Synchronous load setup time for the output/enable register           | $T_{OSUSL}$   | D, E                                       | 0.196 | 0.231 | ns   |
| Synchronous load hold time for the output/enable register            | $T_{OHSL}$    | D, E                                       | 0     | 0     | ns   |
| Asynchronous clear-to-q of the output/enable register ( $ADn = 1$ )  | $T_{OALn2Q}$  | C, G or C, I                               | 0.505 | 0.594 | ns   |
| Asynchronous preset-to-q of the output/enable register ( $ADn = 0$ ) |               | C, G or C, I                               | 0.528 | 0.621 | ns   |
| Asynchronous load removal time for the output/enable register        | $T_{OREMALN}$ | C, E                                       | 0     | 0     | ns   |
| Asynchronous load recovery time for the output/enable register       | $T_{ORECALN}$ | C, E                                       | 0.034 | 0.04  | ns   |
| Asynchronous load minimum pulse width for the output/enable register | $T_{OWALN}$   | C, C                                       | 0.304 | 0.357 | ns   |
| Clock minimum pulse width high for the output/enable register        | $T_{OCKMPWH}$ | E, E                                       | 0.075 | 0.088 | ns   |
| Clock minimum pulse width low for the output/enable register         | $T_{OCKMPWL}$ | E, E                                       | 0.159 | 0.187 | ns   |

1. For the derating values at specific junction temperature and voltage supply levels, see Table 16, page 14 for derating values.

**Table 221 • Input DDR Propagation Delays (continued)**

| Symbol                  | Description   | Measuring Nodes<br>(from, to) | -1    | -Std  | Unit |
|-------------------------|---|-------------------------------|-------|-------|------|
| T <sub>DDRIWAL</sub>    | Asynchronous load minimum pulse width for input DDR | F, F                          | 0.304 | 0.357 | ns   |
| T <sub>DDRICKMPWH</sub> | Clock minimum pulse width high for input DDR        | B, B                          | 0.075 | 0.088 | ns   |
| T <sub>DDRICKMPWL</sub> | Clock minimum pulse width low for input DDR         | B, B                          | 0.159 | 0.187 | ns   |

**Table 231 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1K × 18 (continued)**

| Parameter  | Symbol                | -1     |       | -Std   |       | Unit |
|--|-----------------------|--------|-------|--------|-------|------|
|  |                       | Min    | Max   | Min    | Max   |      |
| Block select hold time   | T <sub>BLKHD</sub>    | 0.216  |       | 0.254  |       | ns   |
| Block select to out disable time (when pipelined register is disabled) | T <sub>BLK2Q</sub>    |        | 1.529 |        | 1.799 | ns   |
| Block select minimum pulse width                                       | T <sub>BLKMPW</sub>   | 0.186  |       | 0.219  |       | ns   |
| Read enable setup time   | T <sub>RDESU</sub>    | 0.449  |       | 0.528  |       | ns   |
| Read enable hold time  | T <sub>RDEHD</sub>    | 0.167  |       | 0.197  |       | ns   |
| Pipelined read enable setup time (A_DOUT_EN, B_DOUT_EN)                | T <sub>RDPLESU</sub>  | 0.248  |       | 0.291  |       | ns   |
| Pipelined read enable hold time (A_DOUT_EN, B_DOUT_EN)                 | T <sub>RDPLEHD</sub>  | 0.102  |       | 0.12   |       | ns   |
| Asynchronous reset to output propagation delay                         | T <sub>R2Q</sub>      | –      | 1.506 | –      | 1.772 | ns   |
| Asynchronous reset removal time  | T <sub>RSTREM</sub>   | 0.506  |       | 0.595  |       | ns   |
| Asynchronous reset recovery time                                       | T <sub>RSTREC</sub>   | 0.004  |       | 0.005  |       | ns   |
| Asynchronous reset minimum pulse width                                 | T <sub>RSTMPW</sub>   | 0.301  |       | 0.354  |       | ns   |
| Pipelined register asynchronous reset removal time                     | T <sub>PLRSTREM</sub> | –0.279 |       | –0.328 |       | ns   |
| Pipelined register asynchronous reset recovery time                    | T <sub>PLRSTREC</sub> | 0.327  |       | 0.385  |       | ns   |
| Pipelined register asynchronous reset minimum pulse width              | T <sub>PLRSTMPW</sub> | 0.282  |       | 0.332  |       | ns   |
| Synchronous reset setup time   | T <sub>SRSTSU</sub>   | 0.226  |       | 0.265  |       | ns   |
| Synchronous reset hold time  | T <sub>SRSTHD</sub>   | 0.036  |       | 0.043  |       | ns   |
| Write enable setup time  | T <sub>WESU</sub>     | 0.39   |       | 0.458  |       | ns   |
| Write enable hold time   | T <sub>WEHD</sub>     | 0.242  |       | 0.285  |       | ns   |
| Maximum frequency  | F <sub>MAX</sub>      |        | 400   |        | 340   | MHz  |

The following table lists the RAM1K18 – dual-port mode for depth × width configuration 2K × 9 in worst commercial-case conditions when T<sub>J</sub> = 85 °C, V<sub>DD</sub> = 1.14 V.

**Table 232 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2K × 9**

| Parameter                                  | Symbol                 | -1    |       | -Std  |       | Unit |
|--|------------------------|-------|-------|-------|-------|------|
|  |                        | Min   | Max   | Min   | Max   |      |
| Clock period                               | T <sub>CY</sub>        | 2.5   |       | 2.941 |       | ns   |
| Clock minimum pulse width high             | T <sub>CLKMPWH</sub>   | 1.125 |       | 1.323 |       | ns   |
| Clock minimum pulse width low              | T <sub>CLKMPWL</sub>   | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock period                     | T <sub>PLCY</sub>      | 2.5   |       | 2.941 |       | ns   |
| Pipelined clock minimum pulse width high   | T <sub>PLCLKMPWH</sub> | 1.125 |       | 1.323 |       | ns   |
| Pipelined clock minimum pulse width low    | T <sub>PLCLKMPWL</sub> | 1.125 |       | 1.323 |       | ns   |
| Read access time with pipeline register    |                        |       | 0.334 |       | 0.393 | ns   |
| Read access time without pipeline register | T <sub>CLK2Q</sub>     |       | 2.273 |       | 2.674 | ns   |
| Access time with feed-through write timing |                        |       | 1.529 |       | 1.799 | ns   |

**Table 240 • μSRAM (RAM128x8) in 128 × 8 Mode (continued)**

| <b>Parameter</b>  | <b>Symbol</b>         | <b>-1</b>  |            | <b>-Std</b> |            |
|---|-----------------------|------------|------------|-------------|------------|
|   |                       | <b>Min</b> | <b>Max</b> | <b>Min</b>  | <b>Max</b> |
| Read address hold time in synchronous mode  | T <sub>ADDRHD</sub>   | 0.091      | 0.107      |             | ns         |
| Read address hold time in asynchronous mode   |                       | -0.778     | -0.915     |             | ns         |
| Read enable setup time  | T <sub>RDENSU</sub>   | 0.278      | 0.327      |             | ns         |
| Read enable hold time   | T <sub>RDENHD</sub>   | 0.057      | 0.067      |             | ns         |
| Read block select setup time  | T <sub>BLKSU</sub>    | 1.839      | 2.163      |             | ns         |
| Read block select hold time   | T <sub>BLKHD</sub>    | -0.65      | -0.765     |             | ns         |
| Read block select to out disable time (when pipelined register is disabled)           | T <sub>BLK2Q</sub>    |            | 2.036      | 2.396       | ns         |
| Read asynchronous reset removal time (pipelined clock)                                |                       | -0.023     | -0.027     |             | ns         |
| Read asynchronous reset removal time (non-pipelined clock)                            | T <sub>RSTREM</sub>   | 0.046      | 0.054      |             | ns         |
| Read asynchronous reset recovery time (pipelined clock)                               |                       | 0.507      | 0.597      |             | ns         |
| Read asynchronous reset recovery time (non-pipelined clock)                           | T <sub>RSTREC</sub>   | 0.236      | 0.278      |             | ns         |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | T <sub>R2Q</sub>      |            | 0.835      | 0.982       | ns         |
| Read synchronous reset setup time   | T <sub>SRSTSU</sub>   | 0.271      | 0.319      |             | ns         |
| Read synchronous reset hold time  | T <sub>SRSTHD</sub>   | 0.061      | 0.071      |             | ns         |
| Write clock period  | T <sub>CCY</sub>      | 4          | 4          |             | ns         |
| Write clock minimum pulse width high  | T <sub>CCLKMPWH</sub> | 1.8        | 1.8        |             | ns         |
| Write clock minimum pulse width low   | T <sub>CCLKMPWL</sub> | 1.8        | 1.8        |             | ns         |
| Write block setup time  | T <sub>BLKCSU</sub>   | 0.404      | 0.476      |             | ns         |
| Write block hold time   | T <sub>BLKCHD</sub>   | 0.007      | 0.008      |             | ns         |
| Write input data setup time   | T <sub>DINCSU</sub>   | 0.115      | 0.135      |             | ns         |
| Write input data hold time  | T <sub>DINCHD</sub>   | 0.15       | 0.177      |             | ns         |
| Write address setup time  | T <sub>ADDRCSU</sub>  | 0.088      | 0.104      |             | ns         |
| Write address hold time   | T <sub>ADDRCHD</sub>  | 0.128      | 0.15       |             | ns         |
| Write enable setup time   | T <sub>WECSU</sub>    | 0.397      | 0.467      |             | ns         |
| Write enable hold time  | T <sub>WECHD</sub>    | -0.026     | -0.03      |             | ns         |
| Maximum frequency   | F <sub>MAX</sub>      |            | 250        | 250         | MHz        |

**Table 243 • μSRAM (RAM1024x1) in 1024 × 1 Mode (continued)**

| Parameter   | Symbol         | -1    |      | -Std  |     |
|---|----------------|-------|------|-------|-----|
|   |                | Min   | Max  | Min   | Max |
| Read asynchronous reset recovery time (pipelined clock)                               | $T_{RSTREC}$   | 0.507 |      | 0.597 | ns  |
| Read asynchronous reset recovery time (non-pipelined clock)                           |                | 0.236 |      | 0.278 | ns  |
| Read asynchronous reset to output propagation delay (with pipelined register enabled) | $T_{R2Q}$      |       | 0.83 | 0.98  | ns  |
| Read synchronous reset setup time   | $T_{SRSTSU}$   | 0.271 |      | 0.319 | ns  |
| Read synchronous reset hold time  | $T_{SRSTHD}$   | 0.061 |      | 0.071 | ns  |
| Write clock period  | $T_{CCY}$      | 4     |      | 4     | ns  |
| Write clock minimum pulse width high  | $T_{CCLKMPWH}$ | 1.8   |      | 1.8   | ns  |
| Write clock minimum pulse width low   | $T_{CCLKMPWL}$ | 1.8   |      | 1.8   | ns  |
| Write block setup time  | $T_{BLKCSU}$   | 0.404 |      | 0.476 | ns  |
| Write block hold time   | $T_{BLKCHD}$   | 0.007 |      | 0.008 | ns  |
| Write input data setup time   | $T_{DINCSU}$   | 0.003 |      | 0.004 | ns  |
| Write input data hold time  | $T_{DINCHD}$   | 0.137 |      | 0.161 | ns  |
| Write address setup time  | $T_{ADDRCSU}$  | 0.088 |      | 0.104 | ns  |
| Write address hold time   | $T_{ADDRCHD}$  | 0.247 |      | 0.29  | ns  |
| Write enable setup time   | $T_{WECSU}$    | 0.397 |      | 0.467 | ns  |
| Write enable hold time  | $T_{WECHD}$    | -0.03 |      | -0.03 | ns  |
| Maximum frequency   | $F_{MAX}$      |       | 250  | 250   | MHz |

### 2.3.13 Programming Times

The following tables list the programming times in typical conditions when  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 1.2\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 244 • JTAG Programming (Fabric Only)**

| M2S/M2GL<br>Device | Image size Bytes | Program | Verify | Unit |
|--------------------|------------------|---------|--------|------|
| 005                | 302672           | 22      | 10     | Sec  |
| 010                | 568784           | 28      | 18     | Sec  |
| 025                | 1223504          | 51      | 26     | Sec  |
| 050                | 2424832          | 66      | 54     | Sec  |
| 060                | 2418896          | 77      | 54     | Sec  |
| 090                | 3645968          | 113     | 126    | Sec  |
| 150                | 6139184          | 155     | 193    | Sec  |

**Table 254 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (eNVM Only) (continued)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update | Programming<br>Recovery | Unit |
|--------------------|---------------------|-------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz      | 12.5 MHz                |      |
| 150                | 161                 | 161         | 161                     | Sec  |

**Table 255 • Programming Times with 100 kHz, 25 MHz, and 12.5 MHz SPI Clock Rates (Fabric and eNVM)**

| M2S/M2GL<br>Device | Auto<br>Programming | Auto Update   | Programming<br>Recovery | Unit |
|--------------------|---------------------|---------------|-------------------------|------|
|                    | 100 kHz             | 25 MHz        | 12.5 MHz                |      |
| 005                | 47                  | 27            | 28                      | Sec  |
| 010                | 77                  | 35            | 35                      | Sec  |
| 025                | 150                 | 42            | 41                      | Sec  |
| 050                | 33 <sup>1</sup>     | Not Supported | Not Supported           | Sec  |
| 060                | 291                 | 83            | 82                      | Sec  |
| 090                | 427                 | 109           | 108                     | Sec  |
| 150                | 708                 | 157           | 160                     | Sec  |
| 005                | 41                  | 48            | 49                      | Sec  |
| 010                | 86                  | 87            | 87                      | Sec  |
| 025                | 87                  | 85            | 86                      | Sec  |
| 050                | 85                  | Not Supported | Not Supported           | Sec  |
| 060                | 78                  | 86            | 86                      | Sec  |
| 090                | 154                 | 162           | 162                     | Sec  |
| 150                | 161                 | 161           | 161                     | Sec  |
| 005                | 87                  | 67            | 66                      | Sec  |
| 010                | 161                 | 113           | 113                     | Sec  |
| 025                | 229                 | 120           | 121                     | Sec  |
| 050                | 112                 | Not Supported | Not Supported           | Sec  |
| 060                | 368                 | 161           | 158                     | Sec  |
| 090                | 582                 | 261           | 260                     | Sec  |
| 150                | 867                 | 309           | 310                     | Sec  |

1. Auto Programming in 050 device is done through SC\_SPI, and SPI CLK is set to 6.25 MHz.

The following table lists the programming times in worst-case conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ . External SPI flash part# AT25DF641-s3H is used during this measurement.

**Table 256 • JTAG Programming (Fabric Only)**

| M2S/M2GL Device | Image size |         |        |      |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program | Verify | Unit |
| 005             | 302672     | 44      | 10     | Sec  |
| 010             | 568784     | 50      | 18     | Sec  |
| 025             | 1223504    | 73      | 26     | Sec  |
| 050             | 2424832    | 88      | 54     | Sec  |
| 060             | 2418896    | 99      | 54     | Sec  |
| 090             | 3645968    | 135     | 126    | Sec  |
| 150             | 6139184    | 177     | 193    | Sec  |

**Table 257 • JTAG Programming (eNVM Only)**

| M2S/M2GL Device | Image size |         |        |      |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program | Verify | Unit |
| 005             | 137536     | 61      | 4      | Sec  |
| 010             | 274816     | 100     | 9      | Sec  |
| 025             | 274816     | 100     | 9      | Sec  |
| 050             | 2,78,528   | 106     | 8      | Sec  |
| 060             | 268480     | 98      | 8      | Sec  |
| 090             | 544496     | 176     | 15     | Sec  |
| 150             | 544496     | 177     | 15     | Sec  |

**Table 258 • JTAG Programming (Fabric and eNVM)**

| M2S/M2GL Device | Image size |         |        |      |
|-----------------|------------|---------|--------|------|
|                 | Bytes      | Program | Verify | Unit |
| 005             | 439296     | 71      | 11     | Sec  |
| 010             | 842688     | 129     | 20     | Sec  |
| 025             | 1497408    | 142     | 35     | Sec  |
| 050             | 2695168    | 184     | 59     | Sec  |
| 060             | 2686464    | 180     | 70     | Sec  |
| 090             | 4190208    | 288     | 147    | Sec  |
| 150             | 6682768    | 338     | 231    | Sec  |

**Table 259 • 2 Step IAP Programming (Fabric Only)**

| M2S/M2GL Device | Bytes   | Image size   |         |        |      |
|-----------------|---------|--------------|---------|--------|------|
|                 |         | Authenticate | Program | Verify | Unit |
| 005             | 302672  | 4            | 39      | 6      | Sec  |
| 010             | 568784  | 7            | 45      | 12     | Sec  |
| 025             | 1223504 | 14           | 55      | 23     | Sec  |
| 050             | 2424832 | 29           | 74      | 40     | Sec  |
| 060             | 2418896 | 39           | 83      | 50     | Sec  |
| 090             | 3645968 | 60           | 106     | 73     | Sec  |
| 150             | 6139184 | 100          | 154     | 120    | Sec  |

**Table 260 • 2 Step IAP Programming (eNVM Only)**

| M2S/M2GL Device | Bytes    | Image size   |         |        |      |
|-----------------|----------|--------------|---------|--------|------|
|                 |          | Authenticate | Program | Verify | Unit |
| 005             | 137536   | 2            | 59      | 5      | Sec  |
| 010             | 274816   | 4            | 98      | 11     | Sec  |
| 025             | 274816   | 4            | 100     | 10     | Sec  |
| 050             | 2,78,528 | 3            | 107     | 9      | Sec  |
| 060             | 268480   | 5            | 98      | 22     | Sec  |
| 090             | 544496   | 10           | 174     | 43     | Sec  |
| 150             | 544496   | 10           | 175     | 44     | Sec  |

**Table 261 • 2 Step IAP Programming (Fabric and eNVM)**

| M2S/M2GL Device | Bytes   | Image size   |         |        |      |
|-----------------|---------|--------------|---------|--------|------|
|                 |         | Authenticate | Program | Verify | Unit |
| 005             | 439296  | 6            | 78      | 11     | Sec  |
| 010             | 842688  | 11           | 122     | 21     | Sec  |
| 025             | 1497408 | 19           | 135     | 32     | Sec  |
| 050             | 2695168 | 32           | 158     | 48     | Sec  |
| 060             | 2686464 | 43           | 159     | 70     | Sec  |
| 090             | 4190208 | 68           | 258     | 115    | Sec  |
| 150             | 6682768 | 109          | 308     | 162    | Sec  |

### 2.3.24 Power-up to Functional Times

The following table lists the SmartFusion2 power-up to functional times in worst-case industrial conditions when  $T_J = 100^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ .

**Table 288 • Power-up to Functional Times for SmartFusion2**

| <b>Symbol</b>    | <b>From</b>          | <b>To</b>               | <b>Description</b>                                | <b>Maximum Power-up to Functional Time for SmartFusion2 (uS)</b> |            |            |            |            |            |            |
|------------------|----------------------|-------------------------|---|--|------------|------------|------------|------------|------------|------------|
|                  |                      |                         |   | <b>005</b>   | <b>010</b> | <b>025</b> | <b>050</b> | <b>060</b> | <b>090</b> | <b>150</b> |
| $T_{POR2OUT}$    | POWER_ON<br>_RESET_N | Output available at I/O | Fabric to output                                  | 647  | 500        | 531        | 483        | 474        | 524        | 647        |
| $T_{POR2MSSRST}$ | POWER_ON<br>_RESET_N | MSS_RESET_T_N_M2F       | Fabric to MSS                                     | 644  | 497        | 528        | 480        | 468        | 518        | 641        |
| $T_{MSSRST2OUT}$ | MSS_RESET_N_M2F      | Output available at I/O | MSS to output                                     | 3.6  | 3.6        | 3.6        | 3.4        | 4.9        | 4.8        | 4.8        |
| $T_{VDD2OUT}$    | $V_{DD}$             | Output available at I/O | $V_{DD}$ at its minimum threshold level to output | 3096   | 2975       | 3012       | 2959       | 2869       | 2992       | 3225       |
| $T_{VDD2POR}$    | $V_{DD}$             | POWER_ON_RESET_N        | $V_{DD}$ at its minimum threshold level to fabric | 2476   | 2487       | 2496       | 2486       | 2406       | 2563       | 2602       |
| $T_{VDD2MSSRST}$ | $V_{DD}$             | MSS_RESET_T_N_M2F       | $V_{DD}$ at its minimum threshold level to MSS    | 3093   | 2972       | 3008       | 2956       | 2864       | 2987       | 3220       |
| $T_{VDD2WPU}$    | DEVRST_N             | DDRIO Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 2500   | 2487       | 2509       | 2475       | 2507       | 2519       | 2617       |
|                  | DEVRST_N             | MSIO Inbuf weak pull    | DEVRST_N to Inbuf weak pull                       | 2504   | 2491       | 2510       | 2478       | 2517       | 2525       | 2620       |
|                  | DEVRST_N             | MSIOD Inbuf weak pull   | DEVRST_N to Inbuf weak pull                       | 2479   | 2468       | 2493       | 2458       | 2486       | 2499       | 2595       |

**Note:** For more information about power-up times, see [UG0331: SmartFusion2 Microcontroller Subsystem User Guide](#).