



Welcome to **E-XFL.COM**

Understanding <u>Embedded - Microcontroller, Microprocessor, FPGA Modules</u>

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

Applications of **Embedded - Microcontroller**,

Details	
Product Status	Discontinued at Digi-Key
Module/Board Type	MCU, FPGA
Core Processor	ARM Cortex-A9
Co-Processor	Zynq-7000 (Z-7020)
Speed	-
Flash Size	32MB
RAM Size	1GB
Connector Type	Samtec LSHM
Size / Dimension	1.97" x 1.57" (50mm x 40mm)
Operating Temperature	0°C ~ 70°C
Purchase URL	https://www.e-xfl.com/product-detail/trenz-electronic/te0720-03-1cf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



electronic TE0720 TRM v.85

- Evenly spread supply pins for good signal integrity
- · Rugged for shock and high vibration

Additional assembly options are available for cost or performance optimization upon request.

2.2 Block Diagram




Figure 1: TE0720-03 block diagram.

Components and connections marked with dashed lines are optional or may be missing on some module variants, please contact us for additional information.



2.3 Main Components




Figure 2: Main components of the module.

- 1. Xilinx Zyng XC7Z SoC, U5
- 2. 4 Gbit DDR3/L SDRAM, U13
- 3. 4 Gbit DDR3/L SDRAM, U12
- 4. Low-power RTC with battery backed SRAM, U20
- 5. 32 MByte Quad SPI Flash memory, U7
- 6. Red LED (LED1), D5
- 7. Green LED (LED2), D2
- 8. System Controller CPLD, U19
- 9. eMMC NAND Flash, U15
- 10. 4A high-efficiency PowerSoC DC-DC step-down converter (1V), U1
- 11. Green LED (DONE), D4
- 12. B2B connector Samtec Razor Beam™ LSHM-130, JM3
- 13. B2B connector Samtec Razor Beam™ LSHM-150, JM1
- 14. B2B connector Samtec Razor Beam™ LSHM-150, JM2
- 15. Hi-speed USB 2.0 ULPI transceiver, U18
- 16. Gigabit Ethernet (GbE) transceiver, U8
- 17. Low-power programmable oscillator @ 52.000000 MHz (OTG-RCLK), U14
- 18. Low-power programmable oscillator @ 33.333333 MHz (PS-CLK), U6
- 19. Low-dropout regulator (VBATT), U24
- 20. DDR termination regulator, U4
- 21. 1.5A PowerSoC DC-DC step-down converter with integrated inductor (1.5V), U2
- 22. Atmel CryptoAuthentication chip, U10
- 23. 2Kbit UNI/O[®] serial EEPROM with EUI-48™ node identity, U17
- 24. Low-power programmable oscillator @ 25.000000 MHz (ETH-CLK), U9
- 25. 1.5A PowerSoC DC-DC step-down converter with integrated inductor (1.8V), U3
- 26. 3A PFET load switch with configurable slew rate (3.3V), Q1



v.85



3 Boot Process

By default the TE-0720 supports QSPI and SD Card boot modes which is controlled by the MODE input signal from the B2B JM1 connector.

MODE Signal State	Boot Mode
High or open	QSPI
Low or connected to the ground	SD Card

Table 14: Boot modes.



4 Signals, Interfaces and Pins

4.1 Board to Board (B2B) I/Os

PL I/O signal connections between Zynq SoC's I/O banks and B2B connectors, 152 HR GPIOs total.

Bank	Туре	Voltage	B2B	I/O Count	Notes
13	HR GPIO	VCCIO13	JM2	48	24 LVDS pairs
13	HR GPIO	VCCIO13	JM2	2	B13_IO0 and B13_IO25
33	HR GPIO	VCCIO33	JM2	18	9 LVDS pairs
34	HR GPIO	VCCIO34	JM3	36	18 LVDS pairs
35	HR GPIO	VCCIO35	JM1	48	24 LVDS pairs

Table 2: General PL I/O to B2B connectors information.

PS MIO bank 500 and 501 signal connections to B2B JM1 connector, 14 PS MIOs total.

МІО	B2B Pin	Bank	Voltage	Notes
0	JM1-87	500	3.3V	
9	JM1-91	500	3.3V	
10	JM1-95	500	3.3V	
11	JM1-93	500	3.3V	
12	JM1-99	500	3.3V	
13	JM1-97	500	3.3V	
14	JM1-92	500	3.3V	Also wired to U19-M4
15	JM1-85	500	3.3V	Also wired to U19-N4
40	JM1-27	501	1.8V	Zynq SoC SD0
41	JM1-25	501	1.8V	Zynq SoC SD0
42	JM1-23	501	1.8V	Zynq SoC SD0
43	JM1-21	501	1.8V	Zynq SoC SD0



TE0720 TRM v.85

44	JM1-19	501	1.8V	Zynq SoC SD0
45	JM1-17	501	1.8V	Zynq SoC SD0

Table 3: General PS MIO connections information.

For detailed information about the pin-out, please refer to the Pin-out tables.

4.2 JTAG Interface

JTAG access to the Zyng SoC and System Controller CPLD is provided through B2B connector JM2.

JTAG Signal	B2B Connector Pin
TMS	JM2-93
TDI	JM2-95
TDO	JM2-97
TCK	JM2-99

Table 4: JTAG pins connection.

⚠ JTAGMODE pin 89 in B2B connector JM1 is used to switch access between devices, low selects Zynq SoC, high selects System Controller CPLD.

4.3 System Controller CPLD I/O Pins

Special purpose pins are connected to System Controller CPLD and have following default configuration:

Pin Name	Mode	Function	Default Configuration
RESIN	Input	Reset input	Active low reset input, default mapping forces POR_B reset to Zynq PS.
PGOO D	Output	Power good	Active high when all on-module power supplies are working properly.
MODE	Input	Boot mode	Force low for boot from the SD card. Latched at power-on only, not during soft reset!



т	-	72	$^{\circ}$	_	\mathbf{r}	N A
	-1	1/	/ ()		ĸ	IV/I
	ᆫ	, , ,	- 0		1 N	



EN1	Input	Power enable	High enables the DC-DC converters and on-board supplies. Not used if NOSEQ is high.
NOSE Q	Input	Power sequencing	Forces the 1.0V and 1.8V DC-DC converters always ON when high.
JTAG MODE	Input	JTAG select	Keep low for FPGA JTAG access.
MIO7	Input/ Output	GPIO	Connected to System Controller CPLD pin P11, function depends on firmware

Table 5: System Controller CPLD special purpose pins description.

4.4 Quad SPI Interface

Quad SPI Flash (U7) is connected to the Zynq PS QSPI0 interface via PS MIO bank 500, pins MIO1..6.

MIO	Signal Name	U7 Pin
1	SPI-CS	C2
2	SPI-DQ0/M0	D3
3	SPI-DQ1/M1	D2
4	SPI-DQ2/M2	C4
5	SPI-DQ3/M3	D4
6	SPI-SCK/M4	B2

Table 6: Quad SPI interface MIOs and pins.

4.5 eMMC Interface

The TE0720 has on-board eMMC memory device (U15) except TE0720-03-1CR variant. At least three different eMMC devices have been used, please contact Trenz Electronic for more specific information.

МІО	Signal Name	U15 Pin
46	MMC-D0	Н3
47	MMC-CMD	W5



TE0720 TRM



ETH-TXD3	20	ETH-RXD3	26
ETH-TXCTL	21	ETH-RXCTL	27
ETH-MDC	52	ETH-MDIO	53

Table 9: Ethernet PHY to Zynq SoC connections.

4.7 USB Interface

Hi-speed USB ULPI PHY is provided by USB3320 from Microchip (U18). The ULPI interface is connected to the Zynq SoC PS USB0 via MIO28..39, bank 501.

USB PHY Signal	Wired to	SoC MIO
OTG-DATA4	U18-7	28
OTG-DIR	U18-31	29
OTG-STP	U18-29	30
OTG-NXT	U18-2	31
OTG-DATA0	U18-3	32
OTG-DATA1	U18-4	33
OTG-DATA2	U18-5	34
OTG-DATA3	U18-6	35
OTG-CLK	U18-1	36
OTG-DATA5	U18-9	37
OTG-DATA6	U18-10	38
OTG-DATA7	U18-13	39

Table 10: USB ULPI PHY to Zynq SoC connections.

USB PHY connection





I ² C Device	I ² C Address	IC	Notes
ISL12020M RTC	0x6F	U20	RTC registers.
ISL12020M SRAM	0x57	U20	Battery backed RAM in RTC IC.
LSM303D	0x1D	U22	Optional, not soldered on current production variants.

Table 13: I²C slave device addresses.



TE0720 TRM v.85

5 On-board Peripherals

5.1 System Controller CPLD

The System Controller CPLD (U19) is provided by Lattice Semiconductor LCMXO2-1200HC (MachXO2 product family). The System Controller CPLD is the central system management unit where essential control signals are logically linked by the implemented logic in System Controller CPLD firmware, which generates output signals to control the system, the on-board peripherals and the interfaces. Also interfaces like JTAG and I²C between the on-board peripherals and to the Zyng SoC are by-passed, forwarded and controlled.

Other tasks of the System Controller CPLD are monitoring of the power-on sequence and to indicate the programming state of the Zyng SoC FPGA.

For more detailed information, refer to the TE0720 System Controller CPLD firmware page.

5.2 DDR Memory

By default TE0720 module has two DDR3/L SDRAM chips arranged into 32-bit wide memory bus providing total on-board memory size up to 1 GBytes. Size of memory depends on the module variant, refer to the variants table.

5.3 Quad SPI Flash Memory

On-board 32-MByte QSPI flash memory S25FL256S (U7) is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency used.



⚠ SPI Flash QE (Quad Enable) bit must be set to high or FPGA is unable to load its configuration from flash during power-on. By default this bit is set to high at the manufacturing plant.

5.4 eMMC Flash Memory

eMMC Flash memory device(U15) is connected to the Zyng PS MIO bank 501 pins MIO46..MIO51 (see also Variants Currently in Production for options). Depending on the module variant, different make and model of eMMC chips are available.





5.5 Gigabit Ethernet PHY

On-board Gigabit Ethernet PHY is provided with Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signalling. The reference clock input of the PHY is supplied from an on-board 25.000000 MHz oscillator (U9), the 125MHz output clock signal CLK_125MHZ is connected to the pin G13 of the System Controller CPLD chip (U19).

PHY Signal	SC CPLD Pin
ETH-MDC	L14
ETH-MDIO	K14
PHY_LED0	F14
PHY_LED1	D12
PHY_LED2	C13
PHY_CONFIG	C14
ETH-RST	E14
CLK_125MHZ	G13

Table 15: Ethernet PHY to SC CPLD connections.

5.6 High-speed USB ULPI PHY

Hi-speed USB ULPI PHY is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO28..39, bank 501 (see also section. The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U14).

5.7 RTC - Real Time Clock

Temperature compensated Intersil ISL12020M IC is used for Real Time Clock (U20). Battery voltage must be supplied to the module VBAT_IN pin from the carrier board to use battery backed functionality. Battery backed registers can be accessed over I²C bus at slave address of 0x6F. General purpose RAM is at I²C slave address 0x57. RTC IC is supported by Linux so it can be used as *hwclock* device.



5.12 On-board LEDs

LED	Color	Connected to	Description and Notes	
D2	Green	LED1	Controlled by System Controller CPLD firmware.	
D4	Green	DONE		
D5	Red	LED2	Controlled by System Controller CPLD firmware.	

Table 17: On-board LEDs.




TE0720 TRM v.85


It is important that all carrier board I/Os are 3-stated at power-on until System Controller CPLD sets PGOOD signal high (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10 and 12, meaning that all on-module voltages have become stable and module is properly powered up.

See also Xilinx datasheet DS187 for additional information. User should also check related carrier board documentation when choosing carrier board design for TE0720 module.

NOSEQ input signal

NOSEQ input signal from the carrier board can be used to control output of the two DC-DC converters U1 and U3. It works in conjunction with the System Controller CPLD firmware controlled ON_1V0 and ON_1V8 input signals of the U21 and U25 gate ICs.





If NOSEQ input signal from the carrier board is low (logical 0), signals ON_1V0 and ON_1V8 can be driven by System Controller CPLD to control outputs of the U1 and U3 DC-DC converters.

If NOSEQ input signal from the carrier board is high (logical 1), state of the ON_1V0 and ON_1V8 signals is irrelevant and DC-DC converters U1 and U3 outputs are always enabled.

Figure 4: Power sequencing.



⚠ Initial state of the ON_1V0 and ON_1V8 signals and therefore also functionality of the NOSEQ signal depend on the System Controller CPLD firmware.

6.3 Power Rails

B2B Name	B2B JM1 Pins	B2B JM2 Pins	Direct ion	Note
VIN	1, 3, 5	2, 4, 6, 8	Input	Supply voltage from carrier board.



TE0720 TRM v.85

Bank	Schematic Name	Voltage	Notes
13 HR	VCCO13	1.2V to 3.3V	Supplied by the carrier board.
33 HR	VCCIO33	1.2V to 3.3V	Supplied by the carrier board.
34 HR	VCCIO34	1.2V to 3.3V	Supplied by the carrier board.
35 HR	VCCIO35	1.2V to 3.3V	Supplied by the carrier board.

Table 20: Zynq SoC bank voltages.

TE0720 TRM

v.85

7 Board to Board Connectors

① These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on the baseboard and vice versa.

4 x 5 modules use two or three Samtec Razor Beam LSHM connectors on the bottom side.

- 2 x REF-189016-02 (compatible to LSHM-150-04.0-L-DV-A-S-K-TR), (100 pins, "50" per row)
- 1 x REF-189017-02 (compatible to LSHM-130-04.0-L-DV-A-S-K-TR), (60 pins, "30" per row) (depending on module)

7.1 Connector Mating height

When using the same type on baseboard, the mating height is 8mm. Other mating heights are possible by using connectors with a different height

Connector on baseboard	compatible to	Mating height
REF-189016-01	LSHM-150-02.5-L-DV-A-S-K-TR	6.5 mm
LSHM-150-03.0-L-DV-A-S-K-TR	LSHM-150-03.0-L-DV-A-S-K-TR	7.0 mm
REF-189016-02	LSHM-150-04.0-L-DV-A-S-K-TR	8.0 mm
LSHM-150-06.0-L-DV-A-S-K-TR	LSHM-150-06.0-L-DV-A-S-K-TR	10.0mm
REF-189017-01	LSHM-130-02.5-L-DV-A-S-K-TR	6.5 mm
LSHM-130-03.0-L-DV-A-S-K-TR	LSHM-130-03.0-L-DV-A-S-K-TR	7.0 mm
REF-189017-02	LSHM-130-04.0-L-DV-A-S-K-TR	8.0 mm
LSHM-130-06.0-L-DV-A-S-K-TR	LSHM-130-06.0-L-DV-A-S-K-TR	10.0mm

The module can be manufactured using other connectors upon request.

7.2 Connector Speed Ratings

The LSHM connector speed rating depends on the stacking height; please see the following table:

Stacking height	Speed rating	
12 mm, Single-Ended	7.5 GHz / 15 Gbps	



8 Variants Currently in Production

Module Variant	Zynq SoC	RAM	eMMC Size	Temperatur e Range	B2B Connector Height
TE0720-03-2IF	XC7Z020-2CLG4 84I	1 GByte	4 GByte	Industrial	4.0 mm
TE0720-03-2IF C3	XC7Z020-2CLG4 84I	1 GByte	4 GByte	Industrial	2.5 mm
TE0720-03-2IF C8	XC7Z020-2CLG4 84I	1 GByte	32 GByte	Industrial	4.0 mm
TE0720-03- L1IF	XC7Z020- L1CLG484I	512 MByte	4 GByte	Industrial	4.0 mm
TE0720-03-1CF	XC7Z020-1CLG4 84C	1 GByte	4 GByte	Commercial	4.0 mm
TE0720-03-1CR	XC7Z020-1CLG4 84C	256 MByte	-	Commercial	4.0 mm
TE0720-03-14S -1C	XC7Z014S-1CLG 484C	1 GByte	4 GByte	Commercial	4.0 mm
TE0720-03-1QF	XA7Z020-1CLG4 84Q	1 GByte	4 GByte	Automotive	4.0 mm

Table 21: Module variants currently in production.



9.2 Recommended Operating Conditions

Parameter	Min	Max	Un its	Reference Document
VIN supply voltage	2.5	5.5	V	EN6347QI and EP53F8QI datasheets.
3.3VIN supply voltage	3.13 5	3.465	V	3.3V +/- 5%.
Supply voltage for PS MIO banks	1.71	3.465	V	See Xilinx DS187 datasheet.
I/O input voltage for PS MIO banks	-0.2 0	VCCO_MIO + 0.20	V	See Xilinx DS187 datasheet.
Supply voltage for HR I/ Os banks	1.14	3.465	V	See Xilinx DS187 datasheet.
I/O input voltage for HR I/O banks	-0.2 0	VCCIO + 0.20	V	See Xilinx DS187 datasheet.

Table 23: Recommended operating conditions.

9.3 Operating Temperature Ranges

Commercial grade: 0°C to +70°C.

Industrial and automotive grade: -40°C to +85°C.

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

9.4 Physical Dimensions

- Module size: 50 mm × 40 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 8 mm.
- PCB thickness: 1.6 mm.
- Highest part on PCB: approx. 2.5 mm. Please download the step model for exact numbers.

All dimensions are given in millimeters.






Figure 5: TE0720 module physical dimensions.



10 Revision History

10.1 Hardware Revision History

Date	Revision	Notes	PCN	Documentation Link
2015-10-12	03			TE0720-03
-	02			TE0720-02
-	01	Prototypes		

Table 24: Hardware revision history table.

There is no hardware revision number marking on the module PCB.

10.2 Document Change History

Date	Revision	Contributors	Description
2017-11-10	v.85	John Hartfiel	Replace B2B connector section
2017-09-07	v.84	John Hartfiel	Correction of Boot Mode section
2017-08-31	v.83	Jan Kumann	Initial document.

Table 25: Document change history table.



TE0720 TRM v.85

11 Disclaimer

11.1 Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

11.2 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

11.3 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

11.4 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

11.5 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.



TE0720 TRM v.85

11.6 REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.