

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|---|
| Core Processor | HC08 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | SPI, USB |
| Peripherals | LED, LVD, POR, PWM |
| Number of I/O | 29 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mchc908jw32fae |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Chapters

| Chapter 1 General Description |
|---|
| Chapter 2 Memory |
| Chapter 3 Configuration Registers (CONFIG)41 |
| Chapter 4 Central Processor Unit (CPU)45 |
| Chapter 5 Clock Generator Module (CGM) |
| Chapter 6 System Integration Module (SIM)75 |
| Chapter 7 Monitor Mode (MON) |
| Chapter 8 Timer Interface Module (TIM)107 |
| Chapter 9 Timebase Module (TBM)123 |
| Chapter 10 Serial Peripheral Interface Module (SPI) |
| Chapter 11 USB 2.0 FS Module147 |
| Chapter 12 PS2 Clock Generator (PS2CLK)163 |
| Chapter 13 Input/Output (I/O) Ports167 |
| Chapter 14 External Interrupt (IRQ)185 |
| Chapter 15 Keyboard Interrupt Module (KBI) |
| Chapter 16 Computer Operating Properly (COP)197 |
| Chapter 17 Low-Voltage Inhibit (LVI) |
| Chapter 18 Break Module (BRK) |
| Chapter 19 Electrical Specifications |
| Chapter 20 Ordering Information and Mechanical Specifications |



1.4 Pin Assignments




Figure 1-2. 52-Pin LQFP Pin Assignment



Memory

Table 2-1 is a list of vector locations.

| Vector | Vector | Address | Vector | | | | | |
|---------|--------|---------|---------------------------------|--|--|--|--|--|
| Lowest | IF15 | \$FFDE | Timebase Vector (High) | | | | | |
| ▲ | | \$FFDF | Timebase Vector (Low) | | | | | |
| T | IF14 | \$FFE0 | Keyboard Vector (High) | | | | | |
| | | \$FFE1 | Keyboard Vector (Low) | | | | | |
| | IF13 | \$FFE2 | SPI Transmit Vector (High) | | | | | |
| | 11 15 | \$FFE3 | SPI Transmit Vector (Low) | | | | | |
| | IF12 | \$FFE4 | SPI Receive Vector (High) | | | | | |
| | 11 12 | \$FFE5 | SPI Receive Vector (Low) | | | | | |
| | IF11 | \$FFE6 | Reserved | | | | | |
| | | \$FFE7 | Reserved | | | | | |
| | IF10 | \$FFE8 | Reserved | | | | | |
| | IFIO | \$FFE9 | Reserved | | | | | |
| | IF9 | \$FFEA | Reserved | | | | | |
| | 11-9 | \$FFEB | Reserved | | | | | |
| | IF8 | \$FFEC | PS2 Interrupt Vector (High) | | | | | |
| | | \$FFED | PS2 Interrupt Vector (Low) | | | | | |
| | IF7 | \$FFEE | Timer 1 Overflow Vector (High) | | | | | |
| | | \$FFEF | Timer 1 Overflow Vector (Low) | | | | | |
| | IF6 | \$FFF0 | Timer 1 Channel 1 Vector (High) | | | | | |
| | | \$FFF1 | Timer 1 Channel 1 Vector (Low) | | | | | |
| | IF5 | \$FFF2 | Timer 1 Channel 0 Vector (High) | | | | | |
| | IFD | \$FFF3 | Timer 1 Channel 0 Vector (Low) | | | | | |
| | IF4 | \$FFF4 | PLL Vector (High) | | | | | |
| | 164 | \$FFF5 | PLL Vector (Low) | | | | | |
| | IF3 | \$FFF6 | IRQ Vector (High) | | | | | |
| | 15 | \$FFF7 | IRQ Vector (Low) | | | | | |
| | IF2 | \$FFF8 | USB Endpoint Vector (High) | | | | | |
| | 11-2 | \$FFF9 | USB Endpoint Vector (Low) | | | | | |
| | IF1 | \$FFFA | USB System Vector (High) | | | | | |
| | 117 1 | \$FFFB | USB System Vector (Low) | | | | | |
| | | \$FFFC | SWI Vector (High) | | | | | |
| Ļ | | \$FFFD | SWI Vector (Low) | | | | | |
| ▼ | | \$FFFE | Reset Vector (High) | | | | | |
| Highest | | \$FFFF | Reset Vector (Low) | | | | | |
| - | | | | | | | | |

Table 2-1. Vector Addresses



Random-Access Memory (RAM)

2.4 Random-Access Memory (RAM)

Addresses \$0060 through \$045F are RAM locations. The location of the stack RAM is programmable. The 16-bit stack pointer allows the stack to be anywhere in the 64k-byte memory space.

NOTE

For correct operation, the stack pointer must point only to RAM locations.

Within page zero are 160 bytes of RAM. Because the location of the stack RAM is programmable, all page zero RAM locations can be used for I/O control and user data or code. When the stack pointer is moved from its reset location at \$00FF out of page zero, direct addressing mode instructions can efficiently access all page zero RAM locations. Page zero RAM, therefore, provides ideal locations for frequently accessed global variables.

Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers.

NOTE

For M6805 compatibility, the H register is not stacked.

During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements during pushes and increments during pulls.

NOTE

Be careful when using nested subroutines. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.

2.5 FLASH Memory

This sub-section describes the operation of the embedded FLASH memory. This memory can be read, programmed, and erased from a single external supply. The program and erase operations are enabled through the use of an internal charge pump.

2.5.1 Functional Description

The FLASH memory consists of an array of 32,768 bytes for user memory plus a block of 48 bytes for user interrupt vectors and one byte for the mask option register. *An erased bit reads as logic 1 and a programmed bit reads as a logic 0.* The FLASH memory page size is defined as 512 bytes, and is the minimum size that can be erased in a page erase operation. Program and erase operations are facilitated through control bits in FLASH control register (FLCR). The address ranges for the FLASH memory are:

- \$7000-\$EFFF; user memory, 32,768 bytes
- \$FFD0-\$FFFF; user interrupt vectors, 48 bytes

Programming tools are available from Freescale. Contact your local Freescale representative for more information.

NOTE

A security feature prevents viewing of the FLASH contents.⁽¹⁾

^{1.} No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.



STOP — STOP Instruction Enable

STOP enables the STOP instruction.

- 1 = STOP instruction enabled
- 0 = STOP instruction treated as illegal opcode

COPD — COP Disable Bit

COPD disables the COP module. (See Chapter 16 Computer Operating Properly (COP).)

1 = COP module disabled

0 = COP module enabled

3.4 Configuration Register 2 (CONFIG2)




Figure 3-3. Configuration Register 2 (CONFIG2)

STOP_XCLKEN — Crystal Oscillator Stop Mode Enable

Setting STOP_XCLKEN enables the external crystal (XTAL) oscillator to continue operating during stop mode, in the other words, SIMOSCEN hold high during STOP mode. When this bit is cleared, the external XTAL oscillator will be disabled during stop mode. Reset clears this bit.

1 = XTAL oscillator enabled during stop mode

0 = XTAL oscillator disabled during stop mode

STOP_RCCLKEN — RC clock Stop Mode Enable

Setting STOP_RCCLKEN enables the internal RC clock to continue operating during STOP mode. When this bit is cleared, the internal RC clock will be disabled during STOP mode. Reset clears this bit.

- 1 = Internal RC clock enabled during stop mode
- 0 = Internal RC clock disable during stop mode

VREG33D — 3.3V USB Regulator Disable Bit

VREG33D disables the USB 3.3V regulator completely.

1 = VREG33 regulator is disabled

0 = VREG33 regulator is enabled

URSTD — USB Reset Disable Bit

URSTD disables the USB reset signal generating an internal reset to the CPU and internal registers. Instead, it will generate an interrupt request to CPU.

1 = USB reset generates a interrupt request to CPU

0 = USB reset generates a chip reset


56

Table 4-2. Opcode Map

| | Bit Manipulation Branch Read-Modify-Write Control Register/Memory | | | | | | | | | | | | | | | | | | |
|------------|---|---------------------|--------------------|--------------------|---------------------|---------------------|---------------------|--------------------|--------------------|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|
| | Bit Mani | | Branch | | | | | | | Cor | | | | | | r/Memory | | | |
| N | DIR | DIR | REL | DIR | INH | INH | IX1 | SP1 | IX | INH | INH | IMM | DIR | EXT | IX2 | SP2 | IX1 | SP1 | IX |
| MSB LSB | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 9E6 | 7 | 8 | 9 | Α | В | с | D | 9ED | Е | 9EE | F |
| 0 | | 4 BSET0 2 DIR | | | | | 4 NEG 2 IX1 | | 3 NEG 1 IX | | 3 BGE 2 REL | | | | | 5 SUB 4 SP2 | | 4 SUB 3 SP1 | 2 SUB 1 IX |
| 1 | 5 BRCLR0 3 DIR | 4 BCLR0 2 DIR | | 5 CBEQ 3 DIR | 4 CBEQA 3 IMM | | 5 CBEQ 3 IX1+ | 6 CBEQ 4 SP1 | 4 CBEQ 2 IX+ | 4 RTS 1 INH | | | | 4 CMP 3 EXT | | 5 CMP 4 SP2 | | 4 CMP 3 SP1 | 2 CMP 1 IX |
| 2 | 5 BRSET1 3 DIR | 4 BSET1 2 DIR | 3 BHI 2 REL | | 5 MUL 1 INH | DIV | 3 NSA 1 INH | | 2 DAA 1 INH | | 3 BGT 2 REL | 2 SBC 2 IMM | 3 SBC 2 DIR | 4 SBC 3 EXT | 4 SBC 3 IX2 | 5 SBC 4 SP2 | 3 SBC 2 IX1 | 4 SBC 3 SP1 | 2 SBC 1 IX |
| 3 | 5 BRCLR1 3 DIR | 4 BCLR1 2 DIR | BLS 2 REL | 4 COM 2 DIR | 1 COMA 1 INH | 1 COMX 1 INH | 4 COM 2 IX1 | 5 COM 3 SP1 | | 9 SWI 1 INH | 3 BLE 2 REL | CPX 2 IMM | 3 CPX 2 DIR | 4 CPX 3 EXT | 4 CPX 3 IX2 | 5 CPX 4 SP2 | 3 CPX 2 IX1 | 4 CPX 3 SP1 | 2 CPX 1 IX |
| 4 | 5 BRSET2 3 DIR | 4 BSET2 2 DIR | BCC 2 REL | 4 LSR 2 DIR | | 1 LSRX 1 INH | 4 LSR 2 IX1 | 5 LSR 3 SP1 | 3 LSR 1 IX | 2 TAP 1 INH | | 2 AND 2 IMM | | 4 AND 3 EXT | 4 AND 3 IX2 | 5 AND 4 SP2 | 3 AND 2 IX1 | 4 AND 3 SP1 | 2 AND 1 IX |
| 5 | 5 BRCLR2 3 DIR | 4 BCLR2 2 DIR | BCS 2 REL | 4 STHX 2 DIR | 3 LDHX 3 IMM | 4 LDHX 2 DIR | 3 CPHX 3 IMM | | 4 CPHX 2 DIR | 1 TPA 1 INH | 2 TSX 1 INH | BIT 2 IMM | 3 BIT 2 DIR | 4 BIT 3 EXT | 4 BIT 3 IX2 | 5 BIT 4 SP2 | 3 BIT 2 IX1 | 4 BIT 3 SP1 | BIT 1 IX |
| 6 | 5 BRSET3 3 DIR | 4 BSET3 2 DIR | BNE 2 REL | 4 ROR 2 DIR | 1 RORA 1 INH | 1 RORX 1 INH | 4 ROR 2 IX1 | 5 ROR 3 SP1 | 3 ROR 1 IX | 2 PULA 1 INH | | 2 LDA 2 IMM | 3 LDA 2 DIR | 4 LDA 3 EXT | 4 LDA 3 IX2 | 5 LDA 4 SP2 | 3 LDA 2 IX1 | 4 LDA 3 SP1 | 2 LDA 1 IX |
| 7 | 5 BRCLR3 3 DIR | 4 BCLR3 2 DIR | 3 BEQ 2 REL | 4 ASR 2 DIR | 1 ASRA 1 INH | 1 ASRX 1 INH | 4 ASR 2 IX1 | 5 ASR 3 SP1 | 3 ASR 1 IX | 2 PSHA 1 INH | 1 TAX 1 INH | AIS 2 IMM | 3 STA 2 DIR | 4 STA 3 EXT | 4 STA 3 IX2 | 5 STA 4 SP2 | 3 STA 2 IX1 | 4 STA 3 SP1 | 2 STA 1 IX |
| 8 | 5 BRSET4 3 DIR | 4 BSET4 2 DIR | 3 BHCC 2 REL | 4 LSL 2 DIR | 1 LSLA 1 INH | 1 LSLX 1 INH | 4 LSL 2 IX1 | 5 LSL 3 SP1 | 3 LSL 1 IX | 2 PULX 1 INH | 1 CLC 1 INH | 2 EOR 2 IMM | 3 EOR 2 DIR | 4 EOR 3 EXT | 4 EOR 3 IX2 | 5 EOR 4 SP2 | 3 EOR 2 IX1 | 4 EOR 3 SP1 | 2 EOR 1 IX |
| 9 | 5 BRCLR4 3 DIR | 4 BCLR4 2 DIR | 3 BHCS 2 REL | 4 ROL 2 DIR | 1 ROLA 1 INH | 1 ROLX 1 INH | 4 ROL 2 IX1 | 5 ROL 3 SP1 | 3 ROL 1 IX | 2 PSHX 1 INH | 1 SEC 1 INH | ADC 2 IMM | 3 ADC 2 DIR | 4 ADC 3 EXT | 4 ADC 3 IX2 | ADC 4 SP2 | 3 ADC 2 IX1 | 4 ADC 3 SP1 | ADC 1 IX |
| A | 5 BRSET5 3 DIR | 4 BSET5 2 DIR | 3 BPL 2 REL | 4 DEC 2 DIR | 1 DECA 1 INH | 1 DECX 1 INH | 4 DEC 2 IX1 | 5 DEC 3 SP1 | 3 DEC 1 IX | 2 PULH 1 INH | 2 CLI 1 INH | 2 ORA 2 IMM | 3 ORA 2 DIR | 4 ORA 3 EXT | 4 ORA 3 IX2 | 5 ORA 4 SP2 | 3 ORA 2 IX1 | 4 ORA 3 SP1 | ORA 1 IX |
| В | 5 BRCLR5 3 DIR | 4 BCLR5 2 DIR | 3 BMI 2 REL | 5 DBNZ 3 DIR | 3 DBNZA 2 INH | 3 DBNZX 2 INH | 5 DBNZ 3 IX1 | 6 DBNZ 4 SP1 | | 2 PSHH 1 INH | 2 SEI 1 INH | 2 ADD 2 IMM | 3 ADD 2 DIR | 4 ADD 3 EXT | 4 ADD 3 IX2 | 5 ADD 4 SP2 | 3 ADD 2 IX1 | 4 ADD 3 SP1 | 2 ADD 1 IX |
| с | 5 BRSET6 3 DIR | 4 BSET6 2 DIR | BMC 2 REL | 4 INC 2 DIR | 1 INCA 1 INH | 1 INCX 1 INH | 4 INC 2 IX1 | 5 INC 3 SP1 | 3 INC 1 IX | 1 CLRH 1 INH | 1 RSP 1 INH | | 2 JMP 2 DIR | 3 JMP 3 EXT | 4 JMP 3 IX2 | | 3 JMP 2 IX1 | | 2 JMP 1 IX |
| D | 5 BRCLR6 3 DIR | 4 BCLR6 2 DIR | 3 BMS 2 REL | 3 TST 2 DIR | | 1 TSTX 1 INH | 3 TST 2 IX1 | 4 TST 3 SP1 | | | 1 NOP 1 INH | 4 BSR 2 REL | 4 JSR 2 DIR | 5 JSR 3 EXT | 6 JSR 3 IX2 | | 5 JSR 2 IX1 | | 4 JSR 1 IX |
| E | 5 BRSET7 3 DIR | 4 BSET7 2 DIR | 3 BIL 2 REL | | 5 MOV 3 DD | 4 MOV 2 DIX+ | 4 MOV 3 IMD | | 4 MOV 2 IX+D | 1 STOP 1 INH | * | 2 LDX 2 IMM | 3 LDX 2 DIR | 4 LDX 3 EXT | 4 LDX 3 IX2 | 5 LDX 4 SP2 | 3 LDX 2 IX1 | 4 LDX 3 SP1 | 2 LDX 1 IX |
| F | 5 BRCLR7 | 4 BCLR7 2 DIR | 3 BIH 2 REL | 3 CLR 2 DIR | 1 CLRA 1 INH | 1 CLRX 1 INH | 3 CLR 2 IX1 | 4 CLR 3 SP1 | 2 CLR 1 IX | 1 WAIT 1 INH | 1 TXA 1 INH | AIX 2 IMM | 3 STX 2 DIR | STX 3 EXT | 4 STX 3 IX2 | STX 4 SP2 | 3 STX 2 IX1 | 4 STX 3 SP1 | STX 1 IX |

MC68HC908JW32 Data Sheet, Rev. 6

- INH Inherent IMM Immediate DIR Direct EXT Extended
- REL Relative IX Indexed, No Offset
- Indexed, 8-Bit Offset Indexed, 16-Bit Offset IX1 IX2
- DD Direct-Direct IMD Immediate-Direct IX+D Indexed-Direct DIX+ Direct-Indexed
- SP1 Stack Pointer, 8-Bit Offset SP2 Stack Pointer, 16-Bit Offset IX+ Indexed, No Offset with
- Post Increment IX1+ Indexed, 1-Byte Offset with Post Increment



0 High Byte of Opcode in Hexadecimal

MSB

LSB

0

5 Cycles BRSET0 Opcode Mnemonic 3 DIR Number of Bytes / Addressing Mode

- *Pre-byte for stack pointer indexed instructions
- Freescale Semiconductor



Chapter 5 Clock Generator Module (CGM)

5.1 Introduction

This section describes the clock generator module (CGM). The CGM generates the base clock signal, CGMOUT, which is based on either the oscillator clock divided by two or the divided phase-locked loop (PLL) clock, CGMVCLK, divided by three. CGMOUT is the clock from which the SIM derives the system clocks, including the bus clock, which is at a frequency of CGMOUT 2.

The PLL is a frequency generator designed for use with a crystal (4MHz) to generate a base frequency and dividing to a maximum bus frequency of 8MHz.

5.2 Features

Features of the CGM include:

- Phase-locked loop with output frequency in integer multiples of an integer dividend of the crystal reference
- Low-frequency crystal operation with low-power operation and high-output frequency resolution
- Programmable prescaler for power-of-two increases in frequency
- Programmable hardware voltage-controlled oscillator (VCO) for low-jitter operation
- Automatic bandwidth control mode for low-jitter operation
- Automatic frequency lock detector
- CPU interrupt on entry or exit from locked condition
- Configuration register bit to allow oscillator operation during stop mode

5.3 Functional Description

The CGM consists of three major sub-modules:

- Oscillator module The oscillator module generates the constant reference frequency clock, CGMRCLK (buffered CGMXCLK).
- Phase-locked loop (PLL) The PLL generates the programmable VCO frequency clock, CGMVCLK.
- Base clock selector circuit This software-controlled circuit selects either CGMXCLK divided by two or the divided VCO clock, CGMVCLK, divided by three as the base clock, CGMOUT. The SIM derives the system clocks from either CGMOUT or CGMXCLK.

Figure 5-1 shows the structure of the CGM.

Figure 5-2 is a summary of the CGM registers.



Clock Generator Module (CGM)

BCS — Base Clock Select Bit

This read/write bit selects either the oscillator output, CGMXCLK, or the VCO clock, CGMVCLK, as the source of the CGM output, CGMOUT. CGMOUT frequency is one-half the frequency of the selected clock. BCS cannot be set while the PLLON bit is clear. After toggling BCS, it may take up to three CGMXCLK and three CGMVCLK cycles to complete the transition from one source clock to the other. During the transition, CGMOUT is held in stasis. (See 5.3.8 Base Clock Selector Circuit.) Reset clears the BCS bit.

1 = CGMVCLK divided by three drives CGMOUT

0 = CGMXCLK divided by two drives CGMOUT

NOTE

PLLON and BCS have built-in protection that prevents the base clock selector circuit from selecting the VCO clock as the source of the base clock if the PLL is off. Therefore, PLLON cannot be cleared when BCS is set, and BCS cannot be set when PLLON is clear. If the PLL is off (PLLON = 0), selecting CGMVCLK requires two writes to the PLL control register. (See 5.3.8 Base Clock Selector Circuit.)

PRE1 and PRE0 — Prescaler Program Bits

These read/write bits control a prescaler that selects the prescaler power-of-two multiplier, P. (See 5.3.3 PLL Circuits and 5.3.6 Programming the PLL.) PRE1 and PRE0 cannot be written when the PLLON bit is set. Reset clears these bits.

These prescaler bits affects the relationship between the VCO clock and the final system bus clock.

| PRE1 and PRE0 | Р | Prescaler Multiplier |
|---------------|---|----------------------|
| 00 | 0 | 1 |
| 01 | 1 | 2 |
| 10 | 2 | 4 |
| 11 | 3 | 8 |

Table 5-2. PRE1 and PRE0 Programming

VPR1 and VPR0 — VCO Power-of-Two Range Select Bits

These read/write bits control the VCO's hardware power-of-two range multiplier E that, in conjunction with L (See 5.3.3 PLL Circuits, 5.3.6 Programming the PLL, and 5.5.4 PLL VCO Range Select Register.) controls the hardware center-of-range frequency, f_{VRS} . VPR1:VPR0 cannot be written when the PLLON bit is set. Reset clears these bits.

Table 5-3. VPR1 and VPR0 Programming

| VPR1 and VPR0 | E | VCO Power-of-Two Range Multiplier |
|---------------|---|--------------------------------------|
| 00 | 0 | 1 |
| 01 | 1 | 2 |
| 10 | 2 | 4 |

NOTE: Do not program E to a value of 3.



Chapter 6 System Integration Module (SIM)

6.1 Introduction

•

This section describes the system integration module (SIM). Together with the CPU, the SIM controls all MCU activities. A block diagram of the SIM is shown in Figure 6-1. Figure 6-2 is a summary of the SIM input/output (I/O) registers. The SIM is a system state controller that coordinates CPU and exception timing. The SIM is responsible for:

- Bus clock generation and control for CPU and peripherals:
 - Stop/wait/reset/break entry and recovery
 - Internal clock control
- Master reset control, including power-on reset (POR) and COP timeout
- Interrupt control:
 - Acknowledge timing
 - Arbitration control timing
 - Vector address generation
- CPU enable/disable timing

Table 6-1 shows the internal signal names used in this section.

Table 6-1. Signal Name Conventions

| Signal Name | Description | | | | |
|-------------|--|--|--|--|--|
| ICLK | Internal RC oscillator clock | | | | |
| CGMXCLK | Selected oscillator clock from oscillator module | | | | |
| CGMVCLK | PLL VCO output and the divided PLL output | | | | |
| CGMOUT | CGMVCLK-based or oscillator-based clock output from CGM module (Bus clock = CGMOUT ÷ 2) | | | | |
| IAB | Internal address bus | | | | |
| IDB | Internal data bus | | | | |
| PORRST | Signal from the power-on reset module to the SIM | | | | |
| IRST | Internal reset signal | | | | |
| R/W | Read/write signal | | | | |

| | 7 | |
|--|---|--|
| | | |
| | | |
| | | |


System Integration Module (SIM)

| IAB | WAIT ADDR | WAIT ADDR + 1 | SAME | X | SAME |
|-----|-----------|----------------|--------|------|------|
| IDB | | JS DATA X NEXT | OPCODE | SAME | SAME |
| R/W | | у | | | |

NOTE: Previous data can be operand data or the WAIT opcode, depending on the last instruction.

Figure 6-15. Wait Mode Entry Timing

Figure 6-16 and Figure 6-17 show the timing for WAIT recovery.



ROM-Resident Routines



| | | ORG | RAM | | |
|------------------|-------------------------|--------------|-------------------|--------|--|
| START_ | | DS.W | 1 1 1 64 | ; ; | Indicates 4x bus frequency Data size to be programmed FLASH start address Reserved data array |
| PRGRNG FLASH_ | E START | EQU EQU | \$FE10 \$EE00 | | |
| INITIA MAIN: | MOV LDHX | #20, #64, | DATAS: START | PD | |
| HAIN: | BSR : LDHX JSR | | | 1 | |

7.5.2 ERARNGE

ERARNGE is used to erase a range of locations in FLASH.

| Routine Name | ERARNGE | | | | |
|----------------------------|---|--|--|--|--|
| Routine Description | Erase a page or the entire array | | | | |
| Calling Address | \$FE13 | | | | |
| Stack Used | 10 bytes | | | | |
| Data Block Format | Bus speed (BUS_SPD) Data size (DATASIZE) Starting address (ADDRH) Starting address (ADDRL) | | | | |


Table 7-12. ERARNGE Routine

There are two sizes of erase ranges: a page or the entire array. The ERARNGE will erase the page (512 consecutive bytes) in FLASH specified by the address ADDRH:ADDRL. This address can be any address within the page. Calling ERARNGE with ADDRH:ADDRL equal to \$FFFF will erase the entire FLASH array (mass erase). Therefore, care must be taken when calling this routine to prevent an accidental mass erase.

The ERARNGE routine do not use a data array. The DATASIZE byte is a dummy byte that is also not used.










8.9.3 TIM Counter Modulo Registers

The read/write TIM modulo registers contain the modulo value for the TIM counter. When the TIM counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIM counter resumes counting from \$0000 at the next timer clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written. Reset sets the TIM counter modulo registers.



NOTE

Reset the TIM counter before writing to the TIM counter modulo registers.

8.9.4 TIM Channel Status and Control Registers

Each of the TIM channel status and control registers:

- Flags input captures and output compares
- Enables input capture and output compare interrupts
- Selects input capture, output compare, or PWM operation
- Selects high, low, or toggling output on output compare
- Selects rising edge, falling edge, or any edge as the active input capture trigger
- Selects output toggling on TIM overflow
- Selects 0% and 100% PWM duty cycle
- Selects buffered or unbuffered output compare/PWM operation



When ELSxB:ELSxA = 0:0, this read/write bit selects the initial output level of the TCHx pin. See Table 8-3. Reset clears the MSxA bit.

1 = Initial output level low

0 = Initial output level high

NOTE

Before changing a channel function by writing to the MSxB or MSxA bit, set the TSTOP and TRST bits in the TIM status and control register (TSC).

ELSxB and ELSxA — Edge/Level Select Bits

When channel x is an input capture channel, these read/write bits control the active edge-sensing logic on channel x.

When channel x is an output compare channel, ELSxB and ELSxA control the channel x output behavior when an output compare occurs.

When ELSxB and ELSxA are both clear, channel x is not connected to an I/O port, and pin TCHx is available as a general-purpose I/O pin. Table 8-3 shows how ELSxB and ELSxA work. Reset clears the ELSxB and ELSxA bits.

| MSxB:MSxA | ELSxB:ELSxA | Mode | Configuration | | |
|-----------|-------------|---|--|--|--|
| X0 | 00 | | Pin under port control; initial output level high | | |
| X1 | 00 | Output preset | Pin under port control; initial output level low | | |
| 00 | 01 | | Capture on rising edge only | | |
| 00 | 10 | Input capture Capture on falling edge o | | | |
| 00 | 11 | | Capture on rising or falling edge | | |
| 01 | 00 | | Software compare only | | |
| 01 | 01 | Output compare | Toggle output on compare | | |
| 01 | 10 | or PWM | Clear output on compare | | |
| 01 | 11 | | Set output on compare | | |
| 1X | 01 | Buffered output | Toggle output on compare | | |
| 1X | 10 | compare or | Clear output on compare | | |
| 1X | 11 | buffered PWM | Set output on compare | | |

Table 8-3. Mode, Edge, and Level Selection

NOTE

After iniitially enabling a TIM channel register for input capture operation, and selecting the edge sensitivity, clear CHxF to ignore any erroneous edge detection flags.

TOVx — Toggle On Overflow Bit

When channel x is an output compare channel, this read/write bit controls the behavior of the channel x output when the TIM counter overflows. When channel x is an input capture channel, TOVx has no effect. Reset clears the TOVx bit.

- 1 = Channel x pin toggles on TIM counter overflow
- 0 = Channel x pin does not toggle on TIM counter overflow



Input/Output (I/O) Ports

| Port | Bit | DDR | | Pin | | |
|------|-----|---------|--------|---------------|-------------|------------|
| | DIL | | Module | Register | Control Bit | FIII |
| | | | USB | USBCR (\$51) | USBEN | |
| | 2 | DDRE2 | PULLUP | POCR2 (\$1B) | PTE2P | PTE2/D+ |
| | | | PS2CLK | PS2CSR (\$19) | PS2EN | |
| | | DDRE3 | USB | USBCR (\$51) | USBEN | |
| E | 3 | | PULLUP | POCR2 (\$1B) | PTE3P | PTE3/D- |
| E | | | IRQ | IOCR (\$1C) | PTE3IE | |
| | 4 | DDRE4 | | | | PTE4/SPSCK |
| | 5 | DDRE5 | SPI | | SPE | PTE5/MOSI |
| | 6 | DDRE6 | OF1 | SPCR (\$4C) | JOFE | PTE6/MISO |
| | 7 | 7 DDRE7 | | | | PTE7/SS |

Table 13-1. Port Control Register Bits Summary (Continued)

13.2 Port A

Port A is an 8-bit general-purpose bidirectional I/O port with software configurable pullups, and it shares its pins with the keyboard interrupt module (KBI).

13.2.1 Port A Data Register

The port A data register contains a data latch for each of the eight port A pins.

| Address: | \$0000 | | | | | | | | | | |
|--------------------------|-----------------|---------------------|--------------------|--------------------|--------------------|--------------------|--------------------|-----------------|--|--|--|
| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | | | |
| Read: Write: | PTA7 | PTA6 | PTA5 | PTA4 | PTA3 | PTA2 | PTA1 | PTA0 | | | |
| Reset: | | Unaffected by reset | | | | | | | | | |
| Alternative Function: | KBA7 | KBA6 | KBA5 | KBA4 | KBA3 | KBA2 | KBA1 | KBA0 | | | |
| Additional Function: | Optional pullup | Optional pullup | Optional pullup | Optional pullup | Optional pullup | Optional pullup | Optional pullup | Optional pullup | | | |

Figure 13-2. Port A Data Register (PTA)

PTA[7:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

KBA7–KBA0 — Keyboard Interrupts

The keyboard interrupt enable bits, $\overline{\text{KBA7}}$ – $\overline{\text{KBA0}}$, in the keyboard interrupt enable register (KBIER), enable the port A pins as external interrupt pins and the internal pullup of the corresponding pin. (See Chapter 15 Keyboard Interrupt Module (KBI).)



Input/Output (I/O) Ports

PTE3 pin functions as an external interrupt when PTE3IE=1 in the IRQ option control register (IOCR) and USBEN=0 in the USB address register (USB disabled). (See 14.7 IRQ Status and Control Register.)

PTE2 pin also muxed with PS2 clock generator module. (See Chapter 12 PS2 Clock Generator (PS2CLK).)

D– and D+ – USB Data Pins

D- and D+ are the differential data lines used by the USB module. (See Chapter 11 USB 2.0 FS Module.)

When the USB module is enabled, PTE2/D+ and PTE3/D- function as USB data pins D- and D+. When the USB module is disabled, PTE2/D+ and PTE3/D- function as open drain high current pins for PS/2 clock and data use.

NOTE

PTE2/D+ pin has two programmable pullup resistors. One is used for PTE2 when the USB module is disable and another is used for D+ when the USB module is enabled.

Data direction register E (DDRE) does not affect the data direction of port E pins that are being used by the SPI module. However, the DDRE bits always determine whether reading port E returns the states of the latches or the states of the pins. (See Table 13-5 . Port C Pin Functions.)

SS, MISO, MOSI, and SPSCK — SPI Functional Pins

These are the chip select, master-input-slave-output, master-output-slave-input and clock pins for the SPI module. The SPI enable bit, SPE, in the SPI control register, SPCR, enables these pins as the SPI functional pins and overrides any control from port I/O logic. See Chapter 10 Serial Peripheral Interface Module (SPI).

13.6.2 Data Direction Register E

Data direction register E determines whether each port E pin is an input or an output. Writing a logic 1 to a DDRE bit enables the output buffer for the corresponding port E pin; a logic 0 disables the output buffer.




Figure 13-15. Data Direction Register E (DDRE)

DDRE[7:2] — Data Direction Register E Bits

These read/write bits control port E data direction. Reset clears DDRE[7:2], configuring all port E pins as inputs.

1 = Corresponding port E pin configured as output

0 = Corresponding port E pin configured as input

NOTE

Avoid glitches on port E pins by writing to the port E data register before changing data direction register E bits from 0 to 1.



Chapter 16 Computer Operating Properly (COP)

16.1 Introduction

The computer operating properly (COP) module contains a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by clearing the COP counter periodically. The COP module can be disabled through the COPD bit in the CONFIG register.

16.2 Functional Description

Figure 16-1 shows the structure of the COP module.




Figure 16-1. COP Block Diagram



Computer Operating Properly (COP)

16.6 Monitor Mode

The COP is disabled in monitor mode when V_{TST} is present on the \overline{IRQ} pin or on the \overline{RST} pin.

16.7 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-power consumption standby modes.

16.7.1 Wait Mode

The COP remains active during wait mode. To prevent a COP reset during wait mode, periodically clear the COP counter in a CPU interrupt routine.

16.7.2 Stop Mode

Stop mode turns off the CGMRCLK input to the COP and clears the COP prescaler. Service the COP immediately before entering or after exiting stop mode to ensure a full COP timeout period after entering or exiting stop mode.

The STOP bit in the configuration register (CONFIG) enables the STOP instruction. To prevent inadvertently turning off the COP with a STOP instruction, disable the STOP instruction by clearing the STOP bit.

16.8 COP Module During Break Mode

The COP is disabled during a break interrupt when V_{TST} is present on the \overline{RST} pin.



Break Module (BRK)

BRKE — Break Enable Bit

This read/write bit enables breaks on break address register matches. Clear BRKE by writing a logic 0 to bit 7. Reset clears the BRKE bit.

- 1 = Breaks enabled on 16-bit address match
- 0 = Breaks disabled on 16-bit address match

BRKA — Break Active Bit

This read/write status and control bit is set when a break address match occurs. Writing a logic 1 to BRKA generates a break interrupt. Clear BRKA by writing a logic 0 to it before exiting the break routine. Reset clears the BRKA bit.

- 1 = (When read) Break address match
- 0 = (When read) No break address match

18.5.2 Break Address Registers

The break address registers (BRKH and BRKL) contain the high and low bytes of the desired breakpoint address. Reset clears the break address registers.




Figure 18-4. Break Address Register High (BRKH)





Figure 18-5. Break Address Register Low (BRKL)

18.5.3 SIM Break Status Register

The SIM break status register (SBSR) contains a flag to indicate that a break caused an exit from wait mode. This register is used only in emulation mode.



Crystal Oscillator Characteristics



19.8 Crystal Oscillator Characteristics

Table 19-7. Oscillator Characteristics

| Characteristic | Symbol | Min | Тур | Мах | Unit |
|---|-------------------|-----|------------------|-----|------|
| Crystal frequency ⁽¹⁾ | f _{XCLK} | 1 | 4 | 4 | MHz |
| External clock Reference frequency ^{(1), (2)} | fxclk | dc | _ | 4 | MHz |
| Crystal load capacitance ⁽³⁾ | CL | _ | _ | _ | pF |
| Crystal fixed capacitance ⁽³⁾ | C ₁ | _ | 2×C _L | _ | pF |
| Crystal tuning capacitance ⁽³⁾ | C ₂ | _ | 2×C _L | _ | pF |
| Feedback bias resistor | R _B | — | 1 | _ | MΩ |
| Series resistor ^{(3), (4)} | R _S | _ | _ | _ | Ω |

1. The USB module is designed to function at $f_{XCLK} = 4MHz$. 2. No more than 10% duty cycle deviation from 50%.

3. Consult crystal vendor data sheet.

4. Not required for high-frequency crystals.

19.9 USB DC Electrical Characteristic

The USB electrical performance is compliant to the USB specification 2.0.

| Table 19-8. | USB DC | Electrical | Characteristics |
|-------------|--------|------------|-----------------|
|-------------|--------|------------|-----------------|

| Characteristic ⁽¹⁾ | Symbol | Conditions | Min | Тур | Max | Unit |
|---------------------------------|------------------------|---------------------------------------|-----|------|-----|------|
| Hi-Z state data line leakage | I _{LO} | 0V <v<sub>IN<3.3V</v<sub> | -10 | | +10 | μA |
| Voltage input high (driven) | V _{IH} | | 2.0 | | | V |
| Voltage input high (floating) | V _{IHZ} | | 2.7 | | 3.6 | V |
| Voltage input low | V _{IL} | | | | 0.8 | V |
| Differential input sensitivity | V _{DI} | l(D+) – (D–)l | 0.2 | | | V |
| Differential common mode range | V _{CM} | Includes V _{DI} Range | 0.8 | | 2.5 | V |
| Static output low | V _{OL} | R _L of 1.425 K to 3.6 V | | | 0.3 | V |
| Static output high | V _{OH} | R _L of 14.25 K to GND | 2.8 | | 3.6 | V |
| Output signal crossover voltage | V _{CRS} | | 1.3 | — | 2.0 | V |
| Regulator bypass capacitor | C _{REGBYPASS} | | | 0.47 | | μF |
| Regulator bulk capacitor | C _{REGBULK} | | 4.7 | | | μF |

1. V_{DD} = 3.9 to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to $T_H,$ unless otherwise noted.



Electrical Specifications

19.10 Timer Interface Module Characteristics

Table 19-9. Timer Interface Characteristics

| Characteristic | Symbol | Min | Max | Unit |
|---------------------------|-------------------------------------|-----|-----|------------------|
| Input capture pulse width | t _{TIH} , t _{TIL} | 1 | — | t _{CYC} |

19.11 FLASH Program/Erase Timing

Table 19-10. Flash Program/Erase Timing

| Characteristic | Symbol | Min | Max | Unit |
|--------------------------------|--------------------|-----|-----|------|
| PROG/ERASE to NVSTR setup time | T _{nvs} | 5 | _ | μs |
| NVSTR hold time | T _{nvh} | 5 | _ | μs |
| NVSTR hold time (mass erase) | T _{nvhl} | 100 | _ | μs |
| NVSTR to program setup time | T _{pgs} | 10 | — | μs |
| Program Time | T _{prog} | 20 | 40 | μs |
| Page Erase Time | T _{erase} | 20 | — | ms |
| Mass Erase Time | T _{me} | 200 | — | ms |
| Recovery time | T _{rcv} | 1 | — | μs |
| Accumulative program HV period | T _{hv} | — | 8 | ms |

19.12 CGM Electrical Specifications

Table 19-11. CGM Electrical Specifications

| Characteristic | Symbol | Min | Тур | Max | Unit |
|-------------------------------|-------------------|-----|-----|-----|------|
| Operating Voltage | V _{DD} | 3.5 | _ | 5.5 | V |
| Reference frequency | f _{RDV} | — | 4 | — | MHz |
| VCO center-of-range frequency | f _{VRS} | — | 48M | — | Hz |
| VCO multiply factor | N | 1 | _ | 6 | |
| VCO prescale multiplier | 2 ^P | 0 | _ | 1 | |
| Reference divider factor | R | 1 | 1 | 1 | |
| VCO operating frequency | f _{VCLK} | 24 | _ | 48 | MHz |
| Manual acquisition time | t _{LOCK} | — | - | 5 | ms |
| Automatic lock time | t _{LOCK} | — | - | 5 | ms |