



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8032
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	46
Program Memory Size	288KB (288K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/upsd3454eb40u6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		25.1.4	Data transfers with the host	153
	25.2	Types c	f transfers	154
		25.2.1	Enumeration	155
	25.3	Endpoir	nt FIFOs	156
		25.3.1	Busy bit (BSY) operation	156
		25.3.2	Busy bit and interrupts	156
		25.3.3	FIFO pairing	157
		25.3.4	Reading and writing FIFOs	
		25.3.5	Accessing FIFO control registers, UCON, and USIZE	
		25.3.6	Accessing the setup command buffer	21
	25.4		gisters	
		25.4.1	USB device address register	
		25.4.2	Endpoint FIFO pairing	162
		25.4.3		103
	25.5	Typical	connection to USB	177
26	Analo	og-to-di	gital convertor (ADC)	178
	26.1	Port 1 A	DC channel selects	178
27	Prog	rammah	ele counter array (PCA) with PWM	181
21	27.1			
	27.1			
	27.3		on of TCM modes	
	27.4	•	e mode	
	27.5		node	
nsu	27.6		mode	
$O_{\mathcal{P}}$	27.7		node - (x8), fixed frequency	
opsol	27.8	PWM m	node - (x8), programmable frequency	185
SO	27.9	PWM n	node - fixed frequency, 16-bit	186
00-	27.10	PWM m	node - fixed frequency, 10-bit	187
	27.11	Writing	to capture/compare registers	187
	27.12	Control	register bit definition	187
	27.13	TCM in	terrupts	189
28	PSD	module		191



Dertnin	Signal	80-pin	52-pin	In/out		Function	
Port pin	name	No.	No. ⁽¹⁾	in/out	Basic	Alternate 1	Alternate 2
MCUAD0	AD0	36	N/A	I/O	External bus multiplexed address/data bus A0/D0		
MCUAD1	AD1	37	N/A	I/O	Multiplexed address/data bus A1/D1		
MCUAD2	AD2	38	N/A	I/O	Multiplexed address/data bus A2/D2		*(5)
MCUAD3	AD3	39	N/A	I/O	Multiplexed address/data bus A3/D3	000	UCC
MCUAD4	AD4	41	N/A	I/O	Multiplexed address/data bus A4/D4	te Pit	, ctls
MCUAD5	AD5	43	N/A	I/O	Multiplexed address/data bus A5/D5	Proc	
MCUAD6	AD6	45	N/A	I/O	Multiplexed address/data bus A6/D6	ete	
MCUAD7	AD7	47	N/A	I/O	Multiplexed address/data bus A7/D7		
P1.0	T2 ADC0	52	34	1/0	General I/O port pin	Timer 2 Count input (T2)	ADC Channel 0 input (ADC0)
P1.1	T2X ADC1	54	35	I/O	General I/O port pin	Timer 2 Trigger input (T2X)	ADC Channel 1 input (ADC1)
P1.2	RxD1 ADC2	56	36	I/O	General I/O port pin	UART1 or IrDA Receive (RxD1)	ADC Channel 2 input (ADC2)
P1.3	TXD1 ADC3	58	37	I/O	General I/O port pin	UART or IrDA Transmit (TxD1)	ADC Channel 3 input (ADC3)
P1.4	SPICLK ADC4	59	38	I/O	General I/O port pin	SPI Clock Out (SPICLK)	ADC Channel 4 input (ADC4)
P1.5	SPIRxD ADC5	60	39	I/O	General I/O port pin	SPI Receive (SPIRxD)	ADC Channel 5 input (ADC5)
P1.6	SPITXD ADC6	61	40	I/O	General I/O port pin	SPI Transmit (SPITxD)	ADC Channel 6 input (ADC6)
P1.7	SPISEL ADC7	64	41	I/O	General I/O port pin	SPI Slave Select (SPISEL)	ADC Channel 7 input (ADC7)
P3.0	RxD0	75	23	I/O	General I/O port pin	UART0 Receive (RxD0)	
۰ <u>ـــــ</u>				•			

Table 2.Pin definitions

4.2.1 **Program memory**

External program memory is addressed by the 8032 using its 16-bit program counter (PC) and is accessed with the 8032 signal, PSEN. Program memory can be present at any address in program space between 0000h and FFFFh.

After a power-up or reset, the 8032 begins program execution from location 0000h where the reset vector is stored, causing a jump to an initialization routine in firmware. At address 0003h, just following the reset vector are the interrupt service locations. Each interrupt is assigned a fixed interrupt service location in program memory. An interrupt causes the 8032 to jump to that service location, where it commences execution of the service routine. External Interrupt 0 (EXINT0), for example, is assigned to service location 0003h. If EXINT0 is going to be used, its service routine must begin at location 0003h. Interrupt service locations are spaced at 8-byte intervals: 0003h for EXINT0, 000Bh for Timer 0, 0013h for EXINT1, and so forth. If an interrupt service routine is short enough, it can reside entirely within the 8-byte interval. Longer service routines can use a jump instruction to somewhere else in program memory.

4.2.2 Data memory

External data is referred to as XDATA and is addressed by the 8032 using Indirect Addressing via its 16-bit data pointer register (DPTR) and is accessed by the 8032 signals, RD and WR. XDATA can be present at any address in data space between 0000h and FFFFh.

Note: The UPSD34xx has dual data pointers (source and destination) making XDATA transfers much more efficient.

4.2.3 Memory placement

PSD module architecture allows the placement of its external memories into different combinations of program memory and data memory spaces. This means the main Flash, the secondary Flash, and the SRAM can be viewed by the 8032 MCU in various combinations of program memory or data memory as defined by PSDsoft Express.

As an example of this flexibility, for applications that require a great deal of Flash memory in data space (large lookup tables or extended data recording), the larger main Flash memory can be placed in data space and the smaller secondary Flash memory can be placed in program space. The opposite can be realized for a different application if more Flash memory is needed for code and less Flash memory for data.

By default, the SRAM and csiop memories on the PSD module must always reside in data memory space and they are treated by the 8032 as XDATA.

The main Flash and secondary Flash memories may reside in program space, data space, or both. These memory placement choices specified by PSDsoft Express are programmed into non-volatile sections of the UPSD34xx, and are active at power-up and after reset. It is possible to override these initial settings during runtime for In-Application Programming (IAP).

Standard 8032 MCU architecture cannot write to its own program memory space to prevent accidental corruption of firmware. However, this becomes an obstacle in typical 8032 systems when a remote update to firmware in Flash memory is required using IAP. The PSD module provides a solution for remote updates by allowing 8032 firmware to temporarily "reclassify" Flash memory to reside in data space during a remote update, then returning Flash memory back to program space when finished. See the VM register (*Table 160 on page 203*) in the PSD module section of this document for more details.

,



four MCU clocks). But it is also important to understand PFQ operation on multi-cycle instructions.

5.2 PFQ example, multi-cycle instructions

Let us look at a string of two-byte, two-cycle instructions in Figure 8 on page 35. There are three instructions executed sequentially in this example, instructions A, B, and C. Each of the time divisions in the figure is one machine-cycle of four clocks, and there are six phases to reference in this discussion. Each instruction is pre-fetched into the PFQ in advance of execution by the MCU. Prior to Phase 1, the PFQ has pre-fetched the two instruction bytes (A1 and A2) of Instruction A. During Phase one, both bytes are loaded into the MCU execution unit. Also in Phase 1, the PFQ is pre-fetching Instruction B (bytes B1 and B2) from program memory. In Phase 2, the MCU is processing Instruction A internally while the PFQ is pre-fetching Instruction C. In Phase 3, both bytes of instruction B are loaded into the MCU execution unit and the PFQ begins to pre-fetch bytes for the next instruction. In Phase 4 Instruction B is processed.

The UPSD34xx MCU instructions are an exact 1/3 scale of all standard 8032 instructions with regard to number of cycles per instruction. Figure 9 on page 36 shows the equivalent instruction sequence from the example above on a standard 8032 for comparison.

5.3 Aggregate performance

The stream of two-byte, two-cycle instructions in Figure 8 on page 35, running on a 40 MHz, 5 V, UPSD34xx will yield 5 MIPs. And we saw the stream of one- or two-byte, one-cycle instructions in Figure 6 on page 33, on the same MCU yield 10 MIPs. Effective performance will depend on a number of things: the MCU clock frequency; the mixture of instructions types (bytes and cycles) in the application; the amount of time an empty PFQ stalls the MCU (mix of instruction types and misses on Branch Cache); and the operating voltage. A 5 V UPSD34xx device operates with four memory wait states, but a 3.3 V device operates with five memory wait states yielding 8 MIPS peak compared to 10 MIPs peak for 5 V device. The same number of wait states will apply to both program fetches and to data READ/WRITEs unless otherwise specified in the SFR named BUSCON.

In general, a 3X aggregate performance increase is expected over any standard 8032 application running at the same clock frequency.

GOIE		PFQ operation	same on or	e cloo n mu	ck frequer Ilti-cycle	ncy. insti	ructi	ons				
U. sole		Pre-Fetch	_ Pre	-Fetch I	nst B and C	۰ ۲	Pre-Fetch	uPSD34xx				
002	PFQ	Inst A, Byte 1&2 4-clock Macine Cycle		-	Inst C, Byte 1&2		t Inst			nue to Pi	1	I
	MCU Execution	Previous Instruction	Pha A1	A2	Phase 2 Process A	B1	B2	Phase 4 Process B	C1	C2	Phase 6 Process C	Next Inst
	Execution		۹	Instru	ction A	•	Instruc	tion B	۰	Instrue	ction C	AI10432



7.4 Accumulator (ACC)

This is an 8-bit general purpose register which holds a source operand and receives the result of arithmetic operations. The ACC register can also be the source or destination of logic and data movement operations. For MUL and DIV instructions, ACC is combined with the B register to hold 16-bit operands. The ACC is referred to as "A" in the MCU instruction set.

7.5 B register (B)

The B register is a general purpose 8-bit register for temporary data storage and also used as a 16-bit register when concatenated with the ACC register for use with MUL and DIV instructions.

7.6 General purpose registers (R0 - R7)

There are four banks of eight general purpose 8-bit registers (R0 - R7), but only one bank of eight registers is active at any given time depending on the setting in the PSW word (described next). R0 - R7 are generally used to assist in manipulating values and moving data from one memory location to another. These register banks physically reside in the first 32 locations of 8032 internal DATA SRAM, starting at address 00h. At reset, only the first bank of eight registers is active (addresses 00h to 07h), and the stack begins at address 08h.

7.7 Program status word (PSW)

The PSW is an 8-bit register which stores several important bits, or flags, that are set and cleared by many 8032 instructions, reflecting the current state of the MCU core. *Figure 11 on page 40* shows the individual flags.

7.7.1 Carry flag (CY)

This flag is set when the last arithmetic operation that was executed results in a carry (addition) or borrow (subtraction). It is cleared by all other arithmetic operations. The CY flag is also affected by Shift and Rotate Instructions.

7.7.2 Auxiliary carry flag (AC)

This flag is set when the last arithmetic operation that was executed results in a carry into (addition) or borrow from (subtraction) the high-order nibble. It is cleared by all other arithmetic operations.

7.7.3 General purpose flag (F0)

This is a bit-addressable, general-purpose flag for use under software control.

7.7.4 Register bank select flags (RS1, RS0)

These bits select which bank of eight registers is used during R0 - R7 register accesses (see *Table 4*)



SFR	SFR			Bit na	me and <	oit addre	SS>			Reset	Reg.
addr (hex)	name	7	6	5	4	3	2	1	0	value (hex)	descr. with lin
B0 ⁽¹⁾	P3	P3.7 <b7h></b7h>	P3.6 <b6h></b6h>	P3.5 <b5h></b5h>	P3.4 <b4h></b4h>	P3.3 <b3h></b3h>	P3.2 <b2h></b2h>	P3.1 <b1h></b1h>	P3.0 <b0h></b0h>	FF	Table 37
B1	CAPCOM H1				CAPCOM	H1[7:0]				00	
B2	CAPCOM L2									00	Table 14
B3	CAPCOM H2				CAPCOMI	H2[7:0]				00	5
B4	PWMF0				PWMF0	[7:0]				00	2
B5			RESERVED								
B6			RESERVED								\sim
B7	IPA	PADC	PSPI	PPCA	PS1	-	-	PI2C	-	00	Table 24
B8 ⁽¹⁾	IP	-	-	PT2 <bdh></bdh>	PS0 <bch></bch>	PT1 <bbh></bbh>	PX1 <bah></bah>	PT0 <b9h></b9h>	PX0 <b8h></b8h>	00	Table 22
B9			RESERVED								
BA	PCACL1				PCACL1	[7:0]			-	00	Table 44
BB	PCACH1				PCACH	[7:0]	10X	0		00	Table 14
BC	PCACON1	-	EN_PCA	EOVF1	PCA_IDL	- (CLK_S	SEL[1:0]	00	Table 15
BD	TCMMOD E3	EINTF	E_COMP	CAP_PE	CAP_NE	матсн	TOGGLE	PWN	/ [1:0]	00	
BE	TCMMOD E4	EINTF	E_COMP	CAP_PE	CAP_NE	МАТСН	TOGGLE	PWN	/[1:0]	00	Table 15
BF	TCMMOD E5	EINTF	E_COMP	CAP_PE	CAP_NE	MATCH	TOGGLE	PWN	/ [1:0]	00	
	P4	P4.7 <c7h></c7h>	P4.6 <c6h></c6h>	P4.5 <c5h></c5h>	P4.4 <c4h></c4h>	P4.3 <c3h></c3h>	P4.2 <c2h></c2h>	P4.1 <c1h></c1h>	P4.0 <c0h></c0h>	FF	Table 3

 Table 5.
 SFR memory map with direct address and reset value (continued)



SFR addr	SFR			Bit na	me and <	bit addre	SS>			Reset	Reg.
(hex)	name	7	6	5	4	3	2	1	0	value (hex)	descr. with link
DD	S1STA	GC	STOP	INTR	TX_MD	B_BUSY	B_LOST	ACK_R	SLV	00	Table 78
DE	S1DAT				S1DAT	[7:0]				00	Table 80
DF	S1ADR				S1ADR	[7:0]				00	Table 82
E0 ⁽¹⁾	А		<bit addre<="" td=""><td>esses: E7h,</td><td>A[7:0 E6h, E5h</td><td>-</td><td>h, E2h, E1</td><td>h, E0h></td><td></td><td>00</td><td>Section 7.4</td></bit>	esses: E7h,	A[7:0 E6h, E5h	-	h, E2h, E1	h, E0h>		00	Section 7.4
E1					RESERVE	D					
E2	UADDR	-			USB	ADDR[6:0)]			00	5
E3	UPAIR	-	-	-	_	PR3OU T	PR1OUT	PR3IN	PR1IN	00	
E4	UIE0	-	-	-	-	RSTIE	SUSPND IE	EOPIE	RES UMIE	00	5
E5	UIE1	-	-	-	IN4IE	IN3IE	IN2IE	IN1IE	IN0IE	00	2
E6	UIE2	-	-	-	OUT4IE	OUT3IE	OUT2IE	OUT1IE	OUTOIE	00	
E7	UIE3	-	-	-	NAK4IE	NAK3IE	NAK2IE	NAK1IE	NAK0IE	00	
E8	UIF0	GLF	INF	OUTF	NAKF	RSTF	SUSPND F	EOPF	RESUM F	00	
E9	UIF1	-	_	-	IN4F	IN3F	IN2F	IN1F	IN0F	00	
EA	UIF2	-	_	.tS	OUT4F	OUT3F	OUT2F	OUT1F	OUT0F	00	
EB	UIF3	-	-	C/-/	NAK4F	NAK3F	NAK2F	NAK1F	NAK0F	00	
EC	UCTL	-	0010	-		-	USBEN	VISIBL E	WAKEU P	00	
ED	USTA		-	*f2	-	RCVT	SETUP	IN	OUT	00	
EE	×	5		Cr>	RESERVE	Ð					
EF	USEL	DIR	0	-	-	_		EP[2:0]		00	
F0 ⁽¹⁾	в	R	 bit addr	esses: F7h	B[7:0 , F6h, F5h	-	n, F2h, F1ł	n, F0h>		00	Section 7.
F1	UCON	0_	_	_	_	ENABLE	STALL	TOGGL E	BSY	08	
F2	USIZE	-			S	IZE[6:0]				00	
F3	UBASEH		BASEADDR[15:8]								
F4	UBASEL	BASEA	BASEADDR[7:6] 0 0 0 0 0 0								
F5	USCI	_	_	_	-	_	ι	JSCI[2:0]		00	
F6	USCV				USCV[7:0]				00	
F7					RESERVE	D					
F8					RESERVE	D					

Table 5.	SED momony man with direct address and reset value (continued)	
Table 5.	SFR memory map with direct address and reset value (continued)	

46/300



Bit	Symbol	R/W	Function ⁽¹⁾
2	P1.2	R,W	Port pin 1.2
1	P1.1	R,W	Port pin 1.1
0	P1.0	R,W	Port pin 1.0

P1 register bit definition (continued) Table 36.

1. Write '1' or '0' for pin output. Read for pin input, but prior to READ, this bit must have been set to '1' by firmware or by a reset event.

Table 37. P3: I/O port 3 register (SFR B0h, reset value FFh)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
Table 38.	P3 regist	er bit defin	ition			Å	6

Table 38. P3 register bit definition

Bit	Symbol	R/W	Function ⁽¹⁾
7	P3.7	R,W	Port pin 3.7
6	P3.6	R,W	Port pin 3.6
5	P3.5	R,W	Port pin 3.5
4	P3.4	R,W	Port pin 3.4
3	P3.3	R,W	Port pin 3.3
2	P3.2	R,W	Port pin 3.2
1	P3.1	R,W	Port pin 3.1
0	P3.0	R,W	Port pin 3.0

1. Write '1' or '0' for pin output. Read for pin input, but prior to READ, this bit must have been set to '1' by firmware or by a reset event.


Table 39. P4: I/O port 4 register (SFR C0h, reset value FFh)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0


	Table 39.	pr by a reset ev P4: I/O pc		er (SFR CO	h, reset val	ue FFh)					
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0			
	Table 40.	P4 registe	er bit defin	ition							
-1050	Bit	Symbol	R/W	Function ⁽¹⁾							
) •	× C7	P4.7	R,W			Port pin 4.7					
	6	P4.6	R,W			Port pin 4.6					
100	5	P4.5	R,W			Port pin 4.5					
70-	4	P4.4	R,W			Port pin 4.4					
	3	P4.3	R,W			Port pin 4.3					
	2	P4.2	R,W	Port pin 4.2							
	1	P4.1	R,W			Port pin 4.1					
	0	P4.0	R,W			Port pin 4.0					

Write '1' or '0' for pin output. Read for pin input, but prior to READ, this bit must have been set to '1' by firmware or by a reset event. 1.





Timer/counter mode 0: 13-bit counter Figure 24.







Figure 26. Timer/counter mode 3: two 8-bit counters



20.6

Timer 2

Timer 2 can operate as either an event timer or as an event counter. This is selected by the bit C/T2 in the SFR named, T2CON (Table 60 on page 101). Timer 2 has three operating modes selected by bits in T2CON, according to Table 62 on page 102. The three modes are:

- Capture mode
- Auto re-load mode
- Baud rate generator mode



Bit	Symbol	R/W	Definition				
7	-	-	Reserved				
6	-	-	Reserved				
5	-	-	Reserved				
4	OUT4IE	R/W	Enable Endpoint 4 OUT FIFO interrupt				
3	OUT3IE	R/W	Enable Endpoint 3 OUT FIFO interrupt				
2	OUT2IE	R/W	Enable Endpoint 2 OUT FIFO interrupt				
1	OUT1IE	R/W	Enable Endpoint 1 OUT FIFO interrupt				
0	OUT0IE	R/W	Enable Endpoint 0 OUT FIFO interrupt				

Table 109. UIE2 register bit definition

• USB IN FIFO NAK interrupt enable register (UIE3)

When an endpoint's IN FIFO is empty and an IN transaction to that endpoint has been received, the SIE sends a NAK handshake token since there is no data ready for it to send.

The UIE3 register (see *Table 110*) is used to enable each endpoint's IN FIFO NAK Interrupt.

Table 110. USB IN FIFO NAK interrupt enable register (UIE3 0E7h, reset value 00h)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3		Bit 1	Bit 0
-	-	-	NAK4IE	NAK3IE	NAK2IE	NAK1IE	NAK0IE

	Bit	Symbol	R/W	Definition
	7	- 20	_	Reserved
	6	O-		Reserved
	5	-	151	Reserved
	4	NAK4IE	R/W	Enable Endpoint 4 IN FIFO NAK interrupt
ole	3	NAK3IE	R/W	Enable Endpoint 3 IN FIFO NAK interrupt
ns	2	NAK2IE	R/W	Enable Endpoint 2 IN FIFO NAK interrupt
O ₂	201	NAK1IE	R/W	Enable Endpoint 1 IN FIFO NAK interrupt
18	0	NAK0IE	R/W	Enable Endpoint 0 IN FIFO NAK interrupt
06501				

Table 111. UIE3 register bit definition



• USB control register (UCTL)

The USB control register (see *Table 120*) is used to enable the SIE, make the Endpoint FIFOs visible in the XDATA space and for generating a remote wakeup signal. Upon a reset, the USB module is disabled and must be enabled by the CPU for communication with the host over the USB.

 Table 120.
 USB control register (UCTL 0ECh, reset value 00h)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
_	_	_	-	_	USBEN	VISIBLE	WAKEUP

 Table 121.
 UCTL register bit definition

	Bit	Symbol	R/W	Definition
	7	-	_	Reserved
	6	-	-	Reserved
	5	_	-	Reserved
	4	-	-	Reserved
	3	_		Reserved
	2	USBEN	R/W	USB Enable When this bit is set, the USB function is enabled and the SIE responds to tokens from the host. When this bit is clear, the USB function is disabled and does not respond to any tokens from the host. <i>Note: A USB reset does not clear this bit. Disabling and</i> <i>enabling the SIE using this bit resets part of the USB SIE state</i> <i>machine and some of the bits in the USTA and UCON</i> <i>registers.</i>
		VISIBLE	R/W	USB FIFO VISIBLE When this bit is set, the selected USB FIFO is accessible (visible) in the XDATA space.
obsole	OR	WAKEUP	R/W	Remote Wakeup Enable This bit forces a resume or "K" state on the USB data lines to initiate a remote wake-up. The CPU is responsible for controlling the timing of the forced resume that must be between 10ms and 15ms. Setting this bit will not cause the RESUMF Bit to be set.
Obsole Obsole				·



- USB setup command index and value registers (USCI and USCV)
 - When a Setup/Data packet is received over the USB, the 8 bytes of data received are stored in a command buffer. The USB setup command index register (see *Table 134*) determines which one of the eight bytes in the buffer is read using the USB setup command value register (see *Table 136*).

Table 134. USB setup command index register (USCI 0F5h, reset value 00h)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
_	_		-	-		USCI[2:0]	

Table 135. USCI register bit definition

Bit	Symbol	R/W	Definition
7:3	_	1	Reserved
2:0	USCI[2:0]	R/W	Index to access one of the 8 bytes of USB Setup Command Data received with the last Setup transaction

Table 136. USB setup command value register (USCV 0F6h, reset value 00h)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2	Bit 1 Bit 0
			USC	V[7:0]	-0-

Table 137. USCV register bit definition

	Bit	Symbol	R/W	Definition
	7:0	USCV	R/W	The nth byte of the 8 bytes of USB Setup Command Data received with the last Setup transaction. The nth byte that is read from this register is specified by the index value in the USCI register.
	teP	iodu		
Obsole	teP	(00		
01050				



Toggle mode 27.6

In this mode, the user writes a value to the TCM's CAPCOM registers and enables the comparator. When there is a match with the Counter output, the output of the TCM pin toggles. This mode is a simple extension of the Timer Mode.

27.7 PWM mode - (x8), fixed frequency

In this mode, one or all the TCM's can be configured to have a fixed frequency PWM output on the port pins. The PWM frequency depends on when the low byte of the Counter overflows (modulo 256). The duty cycle of each TCM module can be specified in the CAPCOMHn register. When the PCA_Counter_L value is equal to or greater than the value in CAPCOMLn, the PWM output is switched to a high state. When the PCA Counter L register overflows, the content in CAPCOMHn is loaded to CAPCOMLn and a new PWM pulse starts.




Figure 58. Timer mode

Table 100. That memory metradicities equences (continued)								
Instr. Seq.	Bus Cycle 1	Bus Cycle 2	Bus Cycle 3	Bus Cycle 4	Bus Cycle 5	Bus Cycle 6	Bus Cycle 7	Link
Resume Sector Erase	Write 30h to address that activates FSx or CSBOOTx where desired to resume erase (command)							Resume sector erase on page 217
Reset Flash	Write F0h to address that activates FSx or CSBOOTx in desired array. (command)							Reset Flash on page 218

Table 163. Flash memory instruction sequences⁽¹⁾⁽²⁾ (continued)

1. All values are in hexadecimal, X = Don't care.

8032 addresses A12 through A15 are "Don't care" during the instruction sequence decoding. Only address
bits A0-A11 are used during decoding of Flash memory instruction sequences. The individual sector select
signal (FS0 - FS7 or CSBOOT0-CSBOOT3) which is active during the instruction sequence determines the
complete address.

3. Directing this command to any individual sector within a Flash memory array will invoke the bulk erase of all Flash memory sectors within that array.

28.5.3 Reading Flash memory

Under typical conditions, the 8032 may read the Flash memory using READ operations (READ bus cycles) just as it would a ROM or RAM device. Alternately, the 8032 may use READ operations to obtain status information about a Program or Erase operation that is currently in progress. The following sections describe the kinds of READ operations.

28.5.4 Read memory contents

Flash memory is placed in the Read Array mode after Power-up, after a PSD module reset event, or after receiving a Reset Flash memory instruction sequence from the 8032. The 8032 can read Flash memory contents using standard READ bus cycles anytime the Flash array is in Read Array mode. Flash memories will always be in Read Array mode when the array is not actively engaged in a program or erase operation.

28.5.5 Reading the erase/program status bits

The Flash arrays provide several status bits to be used by the 8032 to confirm the completion of an erase or program operation on Flash memory, shown in *Table 164 on page 212*. The status bits can be read as many times as needed until an operation is complete.

The 8032 performs a READ operation to obtain these status bits while an erase or program operation is being executed by the state machine inside each Flash memory array.

28.5.6 Data polling flag (DQ7)

While programming either Flash memory, the 8032 may read the Data Polling Flag Bit (DQ7), which outputs the complement of the D7 Bit of the byte being programmed into Flash memory. Once the program operation is complete, DQ7 is equal to D7 of the byte just programmed into Flash memory, indicating the program cycle has completed successfully.



28.5.9 Erase time-out flag (DQ3)

The Erase Time-out Flag Bit (DQ3) reflects the time-out period allowed between two consecutive sector erase instruction sequence bytes. If multiple sector erase commands are desired, the additional sector erase commands (30h) must be sent by the 8032 within 80us after the previous sector erase command. DQ3 is 0 before this time period has expired, indicating it is OK to issue additional sector erase commands. DQ3 will go to logic '1' if the time has been longer than 80µs since the previous sector erase command (time has expired), indication that is not OK to send another sector erase command. In this case, the 8032 must start a new sector erase instruction sequence (unlock and command) beginning again after the current sector erase operation has completed.

28.5.10 Programming Flash memory

When a byte of Flash memory is programmed, individual bits are programmed to logic '0.' cannot program a bit in Flash memory to a logic '1' once it has been programmed to a logic '0.' A bit must be erased to logic '1', and programmed to logic '0.' That means Flash memory must be erased prior to being programmed. A byte of Flash memory is erased to all 1s (FFh). The 8032 may erase the entire Flash memory array all at once, or erase individual sector-by-sector, but not erase byte-by-byte. However, even though the Flash memories cannot be *erased* byte-by-byte, the 8032 may *program* Flash memory byte-by-byte. This means the 8032 does not need to program group of bytes (64, 128, etc.) at one time, like some Flash memories.

Each Flash memory requires the 8032 to send an instruction sequence to program a byte or to erase sectors (see *Table 163 on page 209*).

If the byte to be programmed is in a protected Flash memory sector, the instruction sequence is ignored.

Important note: It is mandatory that a chip-select signal is active for the Flash sector where a programming instruction sequence is targeted. The user must make sure that the correct chip-select equation, FSx or CSBOOTx specified in PSDsoft Express matches the address range that the 8032 firmware is accessing, otherwise the instruction sequence will not be recognized by the Flash array. If memory paging is used, be sure that the 8032 firmware sets the page register to the correct page number before issuing an instruction sequence to the Flash memory segment on a particular memory page, otherwise the correct sector select signal will not become active.

Once the 8032 issues a Flash memory program or erase instruction sequence, it must check the status bits for completion. The embedded algorithms that are invoked inside a Flash memory array provide several ways to give status to the 8032. Status may be checked using any of three methods: Data Polling, Data Toggle, or Ready/Busy (pin PC3).

				•					
Functional block	FSx, or CSBOOTx	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Flash memory	Active (the desired segment is selected)	Data polling	Toggle flag	Error flag	х	Erase timeout	х	х	х

Table 164. Flash memory status bit definition^{(1) (2)}

1. X = Not guaranteed value, can be read either '1' or '0.'

2. DQ7-DQ0 represent the 8032 data bus bits, D7-D0.

Just






Figure 74. DPLD logic array

28.5.28 General PLD (GPLD)

The GPLD is used to create general system logic. *Figure 73 on page 221* shows the architecture of the entire GPLD, and *Figure 75 on page 224* shows the relationship between one OMC, one IMC, and one I/O port pin, which is representative of pins on Ports A, B, and C. It is important to understand how these elements work together. A more detailed description will follow for the three major blocks (OMC, IMC, I/O Port) shown in *Figure 75*. *Figure 75* also shows which csiop registers to access for various PLD and I/O functions.

The GPLD contains:

- 16 Output Macrocells (OMC)
- 20 Input Macrocells (IMC)
- OMC Allocator
- Product Term Allocator inside each OMC
- AND-OR Array capable of generating up to 137 product terms
- Three I/O Ports, A, B, and C



PSD module is in BYPASS mode while debugging the MCU module, and the MCU module is in BYPASS mode while performing ISP on the PSD module.

The RESET_IN input pin on the UPSD34xx package goes to the MCU module, and this module will generate the RST reset signal for the PSD module. These reset signals are totally independent of the JTAG TAP controllers, meaning that the JTAG channel is operational when the modules are held in reset. It is required to assert RESET_IN during ISP. STMicroelectronics and 3rd party JTAG ISP tools will automatically assert a reset signal during ISP. However, the user must connect this reset signal to RESET_IN as shown in examples in *Figure 91 on page 259* and *Figure 92 on page 261*.




Figure 90. JTAG chain in UPSD34xx package

28.6.3 In-sys

In-system programming

The ISP function can use two different configurations of the JTAG interface:

- 4-pin JTAG: TDI, TDO, TCK, TMS
- 6-pin JTAG: Signals above plus TSTAT, TERR

At power-up, the four basic JTAG signals are all inputs, waiting for a command to appear on the JTAG bus from programming or test equipment. When the enabling command is received, TDO becomes an output and the JTAG channel is fully functional. The same command that enables the JTAG channel may optionally enable the two additional signals, TSTAT and TERR.






Figure 92. Recommended 6-pin JTAG connections

- 1. For 5 V UPSD34xx devices, pull-up resistors and V_{CC} pin on the JTAG connector should be connected to 5 V system V_{DD}
- 2. For 3.3 V UPSD34xx devices, pull-up resistors and V_{CC} pin on the JTAG connector should be connected to 3.3 V system V_{CC}.
- 3. This signal is driven by an Open-Drain output in the JTAG equipment, allowing more than one source to activate RESET_IN.

28.6.6 Recommended JTAG connector

There is no industry standard JTAG connector. STMicroelectronics recommends a specific JTAG connector and pinout for uPSD3xxx so programming and debug equipment will easily connect to the circuit board. The user does not have to use this connector if there is a different connection scheme.

The recommended connector scheme can accept a standard 14-pin ribbon cable connector (2 rows of 7 pins on 0.1" centers, 0.025" square posts, standard keying) as shown in *Figure 93*. See the STMicroelectronics "FlashLINK, FL-101 User Manual" for more information.



NUNT

with an ACK. The host will resend the SETUP packet a number of times and if an ACK is not received from the UPSD3400, the host will issue a USB reset and then enumerate it again. Upon detecting a USB reset, the UPSD3400 firmware will reset and initialize the USB SIE putting the hardware back into the reset/initialized state so that when the next SETUP packet is received, the UPSD3400 will respond with an ACK to the host.

Impact on application

If this occurs during enumeration, the impact is minimal as the host will retry the enumeration. If it happens after enumeration, the communication will break down between the host application and the UPSD3400 and will need to be re-established after the UPSD3400 is reset and enumerated again. In extremely noisy environments, the UPSD3400 may not communicate well over USB with the host application.

Workaround

Revision A and B - None identified at this time.

34.10 MCU JTAG ID

Description

MCU JTAG ID changed to differentiate revision A from revision B silicon through the JTAG port. The PSD JTAG ID remains the same.

Revision A MCU JTAG ID - 0451F041f

Revision B MCU JTAG ID - 1451F041h

Impact on application

There will be no impact on the application. The impact will be to JTAG production programming equipment that may need to distinguish between revision A and B MCU silicon if the firmware is different depending on the revision level.

34.11 Port 1 not 5-volt IO tolerant

Description

The port P1 is shared with the ADC module and as a result Port P1 is not 5 V tolerant.

Impact on application

5 V devices should not be connected to port P1.

Workaround

Revision A and B - Peripherals or GPIO that require 5-Volt IO tolerance should be mapped to Port 3 or Port 4.



35 Revision history

Table 241.	Document revision history
------------	----------------------------------

	Date	Version	Revision details
	04-Feb-2005	1	First Edition
	30-Mar-2005	2	Added one note in <i>Section 1: Description on page 20</i> Added two notes in <i>Section 25: USB interface on page 150</i> Changed values in <i>Table 230 on page 285</i> (Turbo Off column) Added <i>Section 34: Important notes on page 294</i>
	25-Oct-2005	3	Changed Table on page 293 to add sales types with 32K SRAM Changed Figure 1 on page 21 Changed Figure 5 on page 30 Corrected Port Pin P1.5 from ADC6 to ADC5 in Table 2 on page 24 Removed duplicate entry for 80-pin no. 11 in Table 2 on page 24 Changed Figure 61 on page 191 Updated Table 157 on page 193 Updated Table 239 on page 292
obsole obsole	11-Jul-2006		Pin descriptions, <i>Figure 2 on page 22</i> and <i>Figure 3</i> updated with V _{REF} changed to AV _{REF} V _{REF} changed to AV _{REF} throughout document <i>Figure 13</i> updated, correcting CCON[2:0] Clarification of V _{CC} , V _{DD} , AV _{CC} supply voltages in section <i>Section 30: Maximum rating on page 268 Section 34: Important notes</i> updated with differences between silicon revisions A and B, and new Important Notes added. SPI Master Controller corrected to 10MHz in features on first page Latched address out modified, adding A8-A15 to PB0-PB7, <i>Section Table 2.: Pin definitions</i> UCON register reset value changed from 00h to 08h throughout Reference to USBCE bit corrected to UPLLCE <i>Section 14 on page 68</i> Incorrect references to UART#2 changed to UART#1 <i>Section 22.1 on page 120</i> UADDR register description enhanced, <i>Table 100 on page 162</i> USB interrupts section text expanded, <i>Section 25.4.3 on page 163</i> UIFO register table enhanced, <i>Table 120 on page 170</i> Note added below <i>Table 122 on page 171</i> Many modifications made to UCON register description, <i>Table 126 on page 173</i> An incorrect reference to CAPCOMHn changed to CAPCOMLn <i>Section 27.7 on page 184</i> Part numbering guide updated with B revision information <i>Section 33 on page 292 Figure 40 on page 123</i> updated Document reformatted Note added related to non-support of external indirect addressing, in <i>Section 9.6</i> and in <i>Table 8 on page 54</i>
	26-Jan-2009	5	SRAM standby mode removed. Backup battery feature removed. All products are delivered in ECOPACK-compliant packages. <i>Section 32:</i> <i>Package mechanical information on page 289</i> updated. Small text changes including part number capitalization.

