



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, LVD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f66j90t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.4 External Oscillator Modes

3.4.1 CRYSTAL OSCILLATOR/CERAMIC RESONATORS (HS MODES)

In HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-2 shows the pin connections.

The oscillator design requires the use of a crystal rated for parallel resonant operation.

Note: Use of a crystal rated for series resonant operation may give a frequency out of the crystal manufacturer's specifications.

TABLE 3-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used:						
Mode	Freq.	OSC1	OSC2			
HS	8.0 MHz 16.0 MHz	27 pF 22 pF	27 pF 22 pF			

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849, "Basic PIC[®] Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following Table 3-2 for additional information.

TABLE 3-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Typical Capacitor Values Tested:		
	Fled.	C1	C2	
HS	4 MHz	27 pF	27 pF	
	8 MHz	22 pF	22 pF	
	20 MHz	15 pF	15 pF	

Capacitor values are for design guidance only.


Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

Refer to the Microchip application notes cited in Table 3-1 for oscillator specific information. Also see the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required to avoid overdriving crystals with low drive level specification.
 - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

FIGURE 3-2:

CRYSTAL/CERAMIC RESONATOR OPERATION (HS OR HSPLL CONFIGURATION)



10.9 PORTH, LATH and TRISH Registers

Note:	PORTH is available only on PIC18F8XJ90
	devices.

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding Data Direction and Output Latch registers are TRISH and LATH. All pins are digital only and tolerate voltages up to 5.5V.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

All PORTH pins are multiplexed with LCD segment drives controlled by the LCDSE5 register. I/O port functions are only available when the segments are disabled.

EXAMP	LE 10-8:	INITIALIZING PORTH
CLRF	PORTH	; Initialize PORTH by
		; clearing output
		; data latches
CLRF	LATH	; Alternate method
		; to clear output
		; data latches
MOVLW	0Fh	; Configure PORTH as
MOVWF	ADCON1	; digital I/O
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISH	; Set RH3:RH0 as inputs
		; RH5:RH4 as outputs
		; RH7:RH6 as inputs

16.2 Capture Mode

In Capture mode, the CCPR2H:CCPR2L register pair captures the 16-bit value of the TMR1 or TMR3 register when an event occurs on the CCP2 pin (RC1 or RE7, depending on device configuration). An event is defined as one of the following:

- Every falling edge
- Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

The event is selected by the mode select bits, CCP2M<3:0> (CCP2CON<3:0>). When a capture is made, the interrupt request flag bit, CCP2IF (PIR3<2>), is set; it must be cleared in software. If another capture occurs before the value in register, CCPR2, is read, the old captured value is overwritten by the new captured value.

16.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note:	If RC1/CCP2 or RE7/CCP2 is configured
	as an output, a write to the port can cause
	a capture condition.

16.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 16.1.1 "CCP Modules and Timer Resources").

16.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP2IE bit (PIE3<2>) clear to avoid false interrupts and should clear the flag bit, CCP2IF, following any such change in operating mode.

16.2.4 CCP PRESCALER


There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCP2M<3:0>). Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 16-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 16-1: CHANGING BETWEEN CAPTURE PRESCALERS

; Turn CCP module off
; Load WREG with the
; new prescaler mode
; value and CCP ON
; Load CCP2CON with
; this value

FIGURE 16-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0		
bit 7				·			bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown		
bit 7	WET: Wavefo	orm Type Select	bit						
				each frame bou	ndarv)				
				hin each commo					
bit 6	BIASMD: Bia	s Mode Select	bit						
	When LMUX	<1:0> = <u>00:</u>							
	0 = Static Bia	s mode (do not	set this bit to	'1')					
		< <u>1:0> = 01 or 1</u>	<u>0:</u>						
	1 = 1/2 Bias mode								
	0 = 1/3 Bias mode When LMUX<1:0> = 11:								
	0 = 1/3 Bias mode (do not set this bit to '1')								
bit 5	LCDA: LCD Active Status bit								
	1 = LCD driver module is active								
	0 = LCD driver module is inactive								
bit 4	WA: LCD Wr	ite Allow Status	bit						
		the LCDDATA							
bit 3-0	LP<3:0>: LCD Prescaler Select bits								
	1111 = 1:16								
	1110 = 1:15								
	1101 = 1:14								
	1100 = 1:13 1011 = 1:12								
	1011 = 1.12 1010 = 1:11								
	1001 = 1:10								
	1000 = 1:9								
	0111 = 1:8 0110 = 1:7								
	0110 = 1.7 0101 = 1.6								
	0100 = 1 :5								
	0011 = 1:4								
	0010 = 1:3 0001 = 1:2								
	0001 = 1.2 0000 = 1.1								

REGISTER 17-2: LCDPS: LCD PHASE REGISTER

17.3 LCD Bias Generation

The LCD driver module is capable of generating the required bias voltages for LCD operation with a minimum of external components. This includes the ability to generate the different voltage levels required by the different bias types that are required by the LCD. The driver module can also provide bias voltages, both above and below microcontroller VDD, through the use of an on-chip LCD voltage regulator.

17.3.1 LCD BIAS TYPES

PIC18F87J90 family devices support three bias types based on the waveforms generated to control segments and commons:

- Static (two discrete levels)
- 1/2 Bias (three discrete levels
- 1/3 Bias (four discrete levels)

The use of different waveforms in driving the LCD is discussed in more detail in **Section 17.8 "LCD Waveform Generation"**.

17.3.2 LCD VOLTAGE REGULATOR

The purpose of the LCD regulator is to provide proper bias voltage and good contrast for the LCD, regardless of VDD levels. This module contains a charge pump and internal voltage reference. The regulator can be configured by using external components to boost bias voltage above VDD. It can also operate a display at a constant voltage below VDD. The regulator can also be selectively disabled to allow bias voltages to be generated by an external resistor network.

The LCD regulator is controlled through the LCDREG register (Register 17-5). It is enabled or disabled using the CKSEL<1:0> bits, while the charge pump can be selectively enabled using the CPEN bit. When the regulator is enabled, the MODE13 bit is used to select the bias type. The peak LCD bias voltage, measured as a difference between the potentials of LCDBIAS3 and LCDBIAS0, is configured with the BIAS bits.


REGISTER 17-5: LCDREG: VOLTAGE REGULATOR CONTROL REGISTER

U-0	RW-0	RW-1	RW-1	RW-1	RW-1	RW-0	RW-0
—	CPEN	BIAS2	BIAS1	BIAS0	MODE13	CKSEL1	CKSEL0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'				
bit 6	CPEN: LCD Charge Pump Enable bit				
	1 = Charge pump enabled; highest LCD bias voltage is 3.6V0 = Charge pump disabled; highest LCD bias voltage is AVDD				
bit 5-3	BIAS<2:0>: Regulator Voltage Output Control bits				
	111 = 3.60V peak (offset on LCDBIAS0 of 0V)				
	110 = 3.47V peak (offset on LCDBIAS0 of 0.13V)				
	101 = 3.34V peak (offset on LCDBIAS0 of 0.26V)				
	100 = 3.21V peak (offset on LCDBIAS0 of 0.39V)				
	011 = 3.08V peak (offset on LCDBIAS0 of 0.52V)				
	010 = 2.95V peak (offset on LCDBIAS0 of 0.65V)				
	001 = 2.82V peak (offset on LCDBIAS0 of 0.78V)				
	000 = 2.69V peak (offset on LCDBIAS0 of 0.91V)				
bit 2	MODE13: 1/3 LCD Bias Enable bit				
	1 = Regulator output supports 1/3 LCD Bias mode				
	0 = Regulator output supports static LCD Bias mode				
bit 1-0	CKSEL<1:0>: Regulator Clock Source Select bits				
	11 = INTRC				
	10 = INTOSC 8 MHz source				
	01 = Timer1 oscillator				
	00 = LCD regulator disabled				

FIGURE 17-9: TYPE-A WAVEFORMS IN 1/2 MUX, 1/3 BIAS DRIVE






FIGURE 17-13: TYPE-A WAVEFORMS IN 1/3 MUX, 1/3 BIAS DRIVE

17.9 LCD Interrupts

The LCD timing generation provides an interrupt that defines the LCD frame timing. This interrupt can be used to coordinate the writing of the pixel data with the start of a new frame. Writing pixel data at the frame boundary allows a visually crisp transition of the image. This interrupt can also be used to synchronize external events to the LCD. For example, the interface to an external segment driver can be synchronized for a segment data update to the LCD frame.

A new frame is defined to begin at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a fixed interval before the frame boundary (TFINT), as shown in Figure 17-17. The LCD controller will begin to access data for the next frame within the interval from the interrupt to when the controller begins to access data after the interrupt (TFWR). New data must be written within TFWR, as this is when the LCD controller will begin to access the data for the next frame. When the LCD driver is running with Type-B waveforms, and the LMUX<1:0> bits are not equal to '00', there are some additional issues that must be addressed. Since the DC voltage on the pixel takes two frames to maintain zero volts, the pixel data must not change between subsequent frames. If the pixel data was allowed to change, the waveform for the odd frames would not necessarily be the complement of the waveform generated in the even frames and a DC component would be introduced into the panel. Therefore, when using Type-B waveforms, the user must synchronize the LCD pixel updates to occur within a subframe after the frame interrupt.

To correctly sequence writing while in Type-B, the interrupt will only occur on complete phase intervals. If the user attempts to write when the write is disabled, the WERR (LCDCON<5>) bit is set.

Note: The interrupt is not generated when the Type-A waveform is selected and when the Type-B with no multiplex (static) is selected.




FIGURE 17-17: EXAMPLE WAVEFORMS AND INTERRUPT TIMING IN QUARTER DUTY CYCLE DRIVE

18.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.


In receive operations, SSPSR and SSPBUF together, create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.


During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both, SSPBUF and SSPSR.

REGISTER 18-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R0	R-0
SMP	CKE ⁽¹⁾	D/Ā	Р	S	R/W	UA	BF
bit 7							bit 0

Legend:								
R = Readable bit W = Writable b		W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	SMP: Sam	nple bit						
	SPI Maste	r mode:						
		lata sampled at the end of o lata sampled at the middle	•					
	<u>SPI Slave</u> SMP must	mode: be cleared when SPI is use	ed in Slave mode.					
bit 6	CKE: SPI	Clock Select bit ⁽¹⁾						
		nit occurs on transition from nit occurs on transition from						
bit 5 D/A : Data/Address bit								
	Used in I ²	C™ mode only.						
bit 4	P: Stop bit							
	Used in I ²	C mode only. This bit is clea	ared when the MSSP module is	s disabled; SSPEN is cleared.				
bit 3	S: Start bit	S: Start bit						
	Used in I ²	C mode only.						
bit 2	R/W : Read	d/Write Information bit						
	Used in I ²	C mode only.						
bit 1		UA: Update Address bit						
	Used in I ²	C mode only.						
bit 0	BF: Buffer	Full Status bit (Receive mo	ode only)					
		ve complete; SSPBUF is ful						
	0 = Receiv	e not complete; SSPBUF is	s empty					





19.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

PIC18F87J90 family devices have three serial I/O modules: the MSSP module, discussed in the previous chapter and two Universal Synchronous Asynchronous Receiver Transmitter (USART) modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex, asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

There are two distinct implementations of the USART module in these devices: the Enhanced USART (EUSART) discussed here and the Addressable USART discussed in the next chapter. For this device family, USART1 always refers to the EUSART, while USART2 is always the AUSART.

The EUSART and AUSART modules implement the same core features for serial communications; their basic operation is essentially the same. The EUSART module provides additional features, including Automatic Baud Rate Detection and calibration, automatic wake-up on Sync Break reception, and 12-bit Break character transmit. These features make it ideally suited for use in Local Interconnect Network bus (LIN/J2602 bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full-duplex) with:
 - Auto-wake-up on character reception
 - Auto-baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half-duplex) with selectable clock polarity
- Synchronous Slave (half-duplex) with selectable clock polarity

The pins of the EUSART are multiplexed with the functions of PORTC (RC6/TX1/CK1/SEG27 and RC7/RX1/DT1/SEG28). In order to configure these pins as an EUSART:

- bit, SPEN (RCSTA1<7>), must be set (= 1)
- bit, TRISC<7>, must be set (= 1)
- bit, TRISC<6>, must be set (= 1)
- Note: The EUSART control will automatically reconfigure the pin from input to output as needed.

The driver for the TX1 output pin can also be optionally configured as an open-drain output. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor, and allows the output to communicate with external circuits without the need for additional level shifters.

The open-drain output option is controlled by the U1OD bit (LATG<6>). Setting the bit configures the pin for open-drain operation.

19.1 Control Registers

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control Register 1 (TXSTA1)
- Receive Status and Control Register 1 (RCSTA1)
- Baud Rate Control Register 1 (BAUDCON1)

The registers are described in Register 19-1, Register 19-2 and Register 19-3.

FIGURE 19-7: ASYNCHRONOUS RECEPTION




TABLE 19-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	59
PIR1	_	ADIF	RC1IF	TX1IF	SSPIF	—	TMR2IF	TMR1IF	62
PIE1	—	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	62
IPR1	—	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	62
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	61
RCREG1	EUSART F	Receive Regi	ster						61
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	61
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	63
SPBRGH1 EUSART Baud Rate Generator Register High Byte							61		
SPBRG1	EUSART B	aud Rate G	enerator Re	gister Low	Byte				61

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

24.1 CTMU Operation

The CTMU works by using a fixed current source to charge a circuit. The type of circuit depends on the type of measurement being made. In the case of charge measurement, the current is fixed and the amount of time the current is applied to the circuit is fixed. The amount of voltage read by the A/D is then a measurement of the capacitance of the circuit. In the case of time measurement, the current, as well as the capacitance of the circuit, are fixed. In this case, the voltage read by the A/D is then representative of the amount of time elapsed from the time the current source starts and stops charging the circuit.

If the CTMU is being used as a time delay, both capacitance and current source are fixed, as well as the voltage supplied to the comparator circuit. The delay of a signal is determined by the amount of time it takes the voltage to charge to the comparator threshold voltage.

24.1.1 THEORY OF OPERATION

The operation of the CTMU is based on the equation for charge:

$$C = I \bullet \frac{dV}{dT}$$

More simply, the amount of charge measured in coulombs in a circuit is defined as current in amperes (I) multiplied by the amount of time in seconds that the current flows (t). Charge is also defined as the capacitance in farads (C) multiplied by the voltage of the circuit (V). It follows that:

$$\mathbf{I} \bullet \mathbf{t} = \mathbf{C} \bullet \mathbf{V}$$

The CTMU module provides a constant, known current source. The A/D Converter is used to measure (V) in the equation, leaving two unknowns: capacitance (C) and time (t). The above equation can be used to calculate capacitance or time, by either relationship using the known fixed capacitance of the circuit:

$$t = (C \bullet V)/I$$

or by:

$$C = (I \bullet t)/V$$

using a fixed time that the current source is applied to the circuit.

24.1.2 CURRENT SOURCE

At the heart of the CTMU is a precision current source, designed to provide a constant reference for measurements. The level of current is user-selectable across three ranges or a total of two orders of magnitude, with the ability to trim the output in $\pm 2\%$ increments (nominal). The current range is selected by the IRNG<1:0> bits (CTMUICON<1:0>), with a value of '00' representing the lowest range.

Current trim is provided by the ITRIM<5:0> bits (CTMUICON<7:2>). These six bits allow trimming of the current source in steps of approximately 2% per step. Note that half of the range adjusts the current source positively and the other half reduces the current source. A value of '000000' is the neutral position (no change). A value of '100000' is the maximum negative adjustment (approximately -62%) and '011111' is the maximum positive adjustment (approximately +62%).

24.1.3 EDGE SELECTION AND CONTROL

CTMU measurements are controlled by edge events occurring on the module's two input channels. Each channel, referred to as Edge 1 and Edge 2, can be configured to receive input pulses from one of the edge input pins (CTEDG1 and CTEDG2) or the CCPx Special Event Triggers. The input channels are levelsensitive, responding to the instantaneous level on the channel rather than a transition between levels. The inputs are selected using the EDG1SEL and EDG2SEL bit pairs (CTMUCONL<3:2, 6:5>).

In addition to source, each channel can be configured for event polarity using the EDGE2POL and EDGE1POL bits (CTMUCONL<7,4>). The input channels can also be filtered for an edge event sequence (Edge 1 occurring before Edge 2) by setting the EDGSEQEN bit (CTMUCONH<2>).

24.1.4 EDGE STATUS

The CTMUCON register also contains two status bits, EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Their primary function is to show if an edge response has occurred on the corresponding channel. The CTMU automatically sets a particular bit when an edge response is detected on its channel. The level-sensitive nature of the input channels also means that the status bits become set immediately if the channel's configuration is changed and is the same as the channel's current state.

The module uses the edge status bits to control the current source output to external analog modules (such as the A/D Converter). Current is only supplied to external modules when only one (but not both) of the status bits is set, and shuts current off when both bits are either set or cleared. This allows the CTMU to measure current only during the interval between edges. After both status bits are set, it is necessary to clear them before another measurement is taken. Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.

In addition to being set by the CTMU hardware, the edge status bits can also be set by software. This is also the user's application to manually enable or disable the current source. Setting either one (but not both) of the bits enables the current source. Setting or clearing both bits at once disables the source.

IORLW	Inclusive	Inclusive OR Literal with W					
Syntax:	IORLW k						
Operands:	$0 \le k \le 255$	5					
Operation:	(W) .OR. k	$\rightarrow W$					
Status Affected:	N, Z						
Encoding:	0000	1001	kkkk	kkkk			
Description:	The conter eight-bit lite in W.						
Words:	1	1					
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read	Proce		Vrite to			
	literal 'k'	Data	a	W			
Example:	IORLW	35h					
Before Instruction W = 9Ah After Instruction							

ter Instruc	tion	
W	=	BFh

IORWF	Inclusive C	OR W with f			
Syntax:	IORWF f	{,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Operation:	(W) .OR. (f) \rightarrow dest				
Status Affected:	N, Z				
Encoding:	0001	00da ff:	ff ffff		
Description:	'0', the resu	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'.			
	If 'a' is '0', the Access Bank is selecte If 'a' is '1', the BSR is used to select th GPR bank.				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operation in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example: Before Instruc		ESULT, 0, 1			

inpic.					
Before Instruction					
RESULT	=	13h			
W	=	91h			
After Instruction	n				
RESULT	=	13h			
W	=	93h			

POP		Pop Top of Return Stack						
Synta	x:	POP						
Opera	ands:	None						
Opera	ation:	$(TOS) \rightarrow b$	it bucke	et				
Status	Affected:	None						
Encoc	ling:	0000	0000	000	00	0110		
Descr		The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.						
Words	S:	1						
Cycles	s:	1						
Q Cy	cle Activity:							
_	Q1	Q2	0	23		Q4		
	Decode	No operation	POP val		ор	No eration		
<u>Exam</u>	<u>ple:</u>	POP GOTO	NEW					
Before Instruction TOS Stack (1 level			= =	0031A 014332				
A	After Instructic TOS PC	'n	= =	014332 NEW	2h			

PUS	н	Push Top o	of Ret	urn Stac	:k	
Synta	ax:	PUSH				
Oper	ands:	None				
Oper	ation:	$(PC + 2) \rightarrow$	TOS			
Statu	is Affected:	None				
Enco	oding:	0000	0000	000	0	0101
Desc	ription:	The PC + 2 the return s value is pus This instruc software sta then pushin	tack. ⊺ shed d tion al ack by	The prev own on lows imp modifyir	ious the s blem ng T	TOS stack. enting a OS and
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	(Q3		Q4
	Decode	PUSH PC + 2 onto return stack		No ration	ор	No eration
Exan	nple:	PUSH				
Before Instructior TOS PC		tion	= =	345Ah 0124h		
After Instruction PC TOS Stack (1 level dov			= = =	0126h 0126h 345Ah		

RLNCF	Rotate Left f (No Carry)	RRCF	Rotate Rig	ht f through	Carry
Syntax:	RLNCF f {,d {,a}}		Syntax:	RRCF f{,	d {,a}}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$		Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$		
Operation:	$(f) \rightarrow dest,$ $(f<7>) \rightarrow dest<0>$		Operation:	$(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$ $(C) \rightarrow dest$,	
Status Affected:	N, Z		Status Affected:	C, N, Z		
Encoding:		ff ffff		0011	00da ff	ff ffff
Description:	one bit to the left. If 'd' is is placed in W. If 'd' is ' stored back in register '	The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.Encoding: Description: is escription: Description:If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.		Description: The contents of register one bit to the right throug flag. If 'd' is '0', the result If 'd' is '1', the result is pl		
	If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction			register 'f'.		
				,		nk is selected. ed to select the
set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			set is enabl in Indexed mode wher Section 26 Bit-Oriente	led, this instru Literal Offset never f ≤ 95 (5 . 2.3 "Byte-O	Fh). See riented and ns in Indexed	
Words:	1			− C	→ registe	er f 🗕 🍝
Cycles:	1					
Q Cycle Activity:			Words:	1		
Q1	Q2 Q3	Q4	Cycles:	1		
Decode	Read Process	Write to	Q Cycle Activity:			_
	register 'f' Data	destination	Q1	Q2	Q3	Q4
Franklar			Decode	Read register 'f'	Process Data	Write to destination
Example:	RLNCF REG, 1,	0				
Before Instruc REG	= 1010 1011		Example:	RRCF	REG, 0,	0
After Instruction REG	on = 0101 0111		Before Instruc REG C After Instructi	= 1110 0 = 0)110	
			REG W C	on = 1110 (= 0111 (= 0		

	Subtract	N from f with E	Borrow			
Syntax:	SUBWFB	f {,d {,a}}				
Operands:	$0 \le f \le 255$	5				
	d ∈ [0,1]					
	a ∈ [0,1]					
Operation:	(f) – (W) –	$(\overline{C}) \rightarrow dest$				
Status Affected:	N, OV, C,	N, OV, C, DC, Z				
Encoding:	0101	10da fff	f fff			
Description:		Subtract W and the Carry flag (borrow)				
	from register 'f' (2's complement method). If 'd' is '0', the result is stored					
	,	is '1', the result				
	in register					
	0	the Access Bar	nk is selected			
		the BSR is use				
	GPR bank	-				
	If 'a' is '0'	and the extende	ed instruction			
		oled, this instruc				
		Literal Offset A	0			
		never f ≤ 95 (5F 6.2.3 "Byte-Ori	,			
		ed Instruction				
	Literal Of	fset Mode" for	details.			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Evenue 4:			destination			
Example 1: Before Instruc	SUBWFB	REG, 1, 0				
REG						
	= 19h	(0001 10	01)			
W	= 0Dh	(0001 10 (0000 11				
W C	= 0Dh = 1					
W	= 0Dh = 1	(0000 11				
ଜ C After Instructio REG ୴	= 0Dh = 1 on = 0Ch = 0Dh	(0000 11	01) 11)			
W C After Instructio REG W C Z	= 0Dh = 1 on = 0Ch	(0000 11) (0000 10 (0000 11)	01) 11) 01)			
W C After Instructio REG W C Z N	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0	(0000 11) (0000 10) (0000 11) ; result is p	01) 11) 01)			
M C After Instructio REG W C Z N Example 2:	= 0Dh = 1 0n = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB	(0000 11) (0000 10 (0000 11)	01) 11) 01)			
M C After Instructio REG W C Z N <u>Example 2:</u> Before Instruc	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB	(0000 11) (0000 10) (0000 11) ; result is po REG, 0, 0	01) 11) 01) psitive			
W C After Instructio REG W C Z N N Example 2: Before Instruc REG W	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB tion = 1Bh = 1Ah	(0000 11) (0000 10) (0000 11) ; result is p	01) 11) 01) ositive 11)			
M C After Instructio REG W C Z N Example 2: Before Instruc REG W C	= 0Dh = 1 on = 0Ch = 0Ch = 1 = 0 = 0 SUBWFB tion = 1Bh = 1Ah = 0	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10)	01) 11) 01) ositive 11)			
M C After Instructio REG W C Z N Example 2: Before Instruct REG W C After Instructio	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB tion = 1Bh = 1Ah = 0 on	(0000 11) (0000 10 (0000 11) ; result is pr REG, 0, 0 (0001 10 (0001 10)	01) 11) 01) ositive 11) 10)			
W C After Instruction REG W C Z N N Example 2: Before Instruct REG W C After Instruction REG W	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB tion = 1Bh = 1Ah = 0 on = 1Bh = 00h	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10)	01) 11) 01) ositive 11) 10)			
W C After Instruction REG W C Z N N Example 2: Before Instruct REG W C After Instruction REG W C	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB tion = 1Bh = 1Ah = 0 on = 1Bh	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10) (0001 10)	01) 11) 01) ositive 11) 10) 11)			
M C After Instructio REG W C Z N Example 2: Before Instruct REG W C After Instructio REG W	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB tion = 1Bh = 1Ah = 0 on = 1Bh = 00h = 1	(0000 11) (0000 10 (0000 11) ; result is pr REG, 0, 0 (0001 10 (0001 10)	01) 11) 01) ositive 11) 10) 11)			
W C After Instruction REG W Z N Example 2: Before Instruct REG W C After Instruction REG W C Z	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB tion = 1Bh = 0 on = 1Bh = 00h = 1 = 1	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10) (0001 10)	01) 11) 01) ositive 11) 10) 11)			
W C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C S After Instruction REG W C S After Instruction REG W C S S S S S S S S S S S S S S S S S S	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 SUBWFB tion = 1Bh = 0 0 = 1Bh = 0 0 = 1 = 1 = 0 SUBWFB tion	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10) (0001 10) (0001 10) ; result is zo REG, 1, 0	01) 11) 01) ositive 11) 10) 11) ero			
W C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB tion = 1Bh = 0 0 = 1Bh = 0 0 = 1 = 1 = 0 SUBWFB	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10) (0001 10) (0001 10) ; result is ze REG, 1, 0 (0000 00)	<pre>D1) 11) D1) Dsitive 11) 10) 11) Pro 11)</pre>			
M C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruct Z N Example 3: Before Instruction REG W C	= 0Dh = 1 on = 0Ch = 0Ch = 1 = 0 = 0 SUBWFB tion = 1Bh = 1Ah = 0 on = 1Bh = 1 = 1 = 0 SUBWFB tion = 1 = 1 = 0 = 0 = 1 = 0 = 0 = 0 SUBWFB	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10) (0001 10) (0001 10) ; result is zo REG, 1, 0	<pre>D1) 11) D1) Dsitive 11) 10) 11) Pro 11)</pre>			
M C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruct REG W C After Instruction REG M C After Instruction REG M C	= 0Dh = 1 on = 0Ch = 0Dh = 1 = 0 = 0 SUBWFB tion = 1Bh = 0 N = 1Ah = 0 ON = 1 = 1 = 0 SUBWFB tion = 0 SUBWFB tion = 0 = 0 SUBWFB	(0000 11) (0000 10 (0000 11) ; result is pr REG, 0, 0 (0001 10 (0001 10) (0001 10) ; result is ze REG, 1, 0 (0000 00 (0000 11)	<pre>D1) 11) D1) Dsitive 11) 10) 11) ero 11) D10</pre>			
M C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruct Z N Example 3: Before Instruction REG W C	= 0Dh = 1 on = 0Ch = 0Ch = 0 = 0 SUBWFB tion = 1Bh = 1Ah = 0 on = 1Bh = 1 = 1 = 0 SUBWFB tion = 1 = 1 = 0 = 0 = 1 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10) (0001 10) (0001 10) ; result is ze REG, 1, 0 (0000 00)	D1) 11) D1) Dsitive 11) 10) 11) ero 11) D1) D1) D0)			
W C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG	= 0Dh = 1 on = 0Ch = 0 = 0 SUBWFB tion = 1Bh = 0 SUBWFB tion = 1Bh = 0 on = 1Bh = 0 SUBWFB tion = 1 = 0 SUBWFB = 1 = 0 SUBWFB = 1 = 0 SUBWFB = 1 = 0 = 0 SUBWFB = 1 = 0 SUBWFB = 1 = 0 = 0 SUBWFB = 1 = 0 = 0 SUBWFB = 1 = 0 SUBWFB = 0 SUBWF	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10) (0001 10) (0001 10) ; result is ze REG, 1, 0 (0000 00) (0000 11) (1111 01)	D1) 11) D1) Dsitive 11) 10) 11) ero 11) D1) D0)			
W C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction REG W C After Instruction REG	= 0Dh = 1 0Dh = 0Ch = 0Dh = 1 0 0Dh = 1 0 0Dh = 1 0 0Dh = 1 = 0 SUBWFB tion = 1Bh = 0 0Dh = 1 Bh = 0 SUBWFB tion = 0 SUBWFB tion = 1 0 SUBWFB tion = 1 0 SUBWFB tion = 1 0 SUBWFB tion = 1 0 SUBWFB = 1 SUBWFB = 1 SUBWFB = 1 = 0 SUBWFB = 1 = 1 SUBWFB = 1 SUBWFB	(0000 11) (0000 10) (0000 11) ; result is pr REG, 0, 0 (0001 10) (0001 10) (0001 10) ; result is ze REG, 1, 0 (0000 00) (0000 11) ; [2's comp]	D1) 11) D5itive 11) 10) 11) ero 11) D1) D1) D1)			

SWAPF	Swap f					
Syntax:	SWAPF f	{,d {,a}}				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	d ∈ [0,1]				
Operation:		(f<3:0>) → dest<7:4>, (f<7:4>) → dest<3:0>				
Status Affected:	None					
Encoding:	0011	10da	ffff	ffff		
Description:	'f' are exchais placed in	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f'.				
	If 'a' is '0', t If 'a' is '1', t GPR bank.					
	If 'a' is '0' and the extended instruction set is enabled, this instruction operat in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proce: Data		Vrite to stination		
Example:	SWAPF F	REG, 1,	0			
Before Instruc			-			
REG	= 53h					
After Instructio REG	on = 35h					

28.3 DC Characteristics: PIC18F87J90 Family (Industrial)

			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial			
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	VIL	Input Low Voltage				
		All I/O Ports:				
D030		with TTL Buffer	Vss	0.15 Vdd	V	VDD < 3.3V
D030A			—	0.8	V	$3.3V \leq V\text{DD} \leq 3.6V$
D031		with Schmitt Trigger Buffer	Vss	0.2 VDD	V	
D031A		with RC3 and RC4	Vss	0.3 VDD	V	I ² C™ enabled
D031B			Vss	0.8	V	SMBus enabled
D032		MCLR	Vss	0.2 Vdd	V	
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 Vdd	V	EC, ECPLL modes
D034		T13CKI	Vss	0.3	V	
	Viн	Input High Voltage				
		I/O Ports with non 5.5V Tolerance:				
D040		with TTL Buffer	0.25 VDD + 0.8V	Vdd	V	VDD < 3.3V
D040A			2.0	Vdd	V	$3.3V \leq V\text{DD} \leq 3.6V$
D041		with Schmitt Trigger Buffer	0.8 Vdd	Vdd	V	
D041A		RC3 and RC4	0.7 Vdd	Vdd	V	I ² C enabled
D041B			2.1	Vdd	V	SMBus enabled
		I/O Ports with 5.5V Tolerance:				
		with TTL Buffer	0.25 VDD + 0.8V	5.5	V	Vdd < 3.3V
			2.0	5.5	V	$3.3V \leq V\text{DD} \leq 3.6V$
		with Schmitt Trigger Buffer	0.8 Vdd	5.5	V	
D042		MCLR	0.8 Vdd	Vdd	V	
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes
D043A		OSC1	0.8 Vdd	Vdd	V	EC, ECPLL modes
D044		T13CKI	1.6	Vdd	V	
	lı∟	Input Leakage Current ⁽¹⁾				
D060		I/O Ports with Analog Functions	—	200	nA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
		Digital Only I/O Ports	—	200	nA	$VSS \le VPIN \le 5.5V$
D061		MCLR	—	±1	μA	$Vss \leq V PIN \leq V DD$
D063		OSC1	—	±1	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB Weak Pull-up Current	30	400	μA	Vdd = 3.3V, Vpin = Vss

Note 1: Negative current is defined as current sourced by the pin.

28.5.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 28-4: EXTERNAL CLOCK TIMING





TABLE 28-7:	EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	48	MHz	EC Oscillator mode
			DC	10		ECPLL Oscillator mode
		Oscillator Frequency ⁽¹⁾	4	25	MHz	HS Oscillator mode
			4	10		HSPLL Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	20.8	_	ns	EC Oscillator mode
			100	—		ECPLL Oscillator mode
		Oscillator Period ⁽¹⁾	40.0	250	ns	HS Oscillator mode
			100	250		HSPLL Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	83.3	_	ns	Tcy = 4/Fosc, Industrial
3	TosL, TosH	External Clock in (OSC1) High or Low Time	10	—	ns	HS Oscillator mode
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	7.5	ns	HS Oscillator mode

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.





Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μS	
			400 kHz mode	0.6	—	μs	
			MSSP Module	1.5 TCY	—		
101 TLOW	Clock Low Time	100 kHz mode	4.7	—	μS		
			400 kHz mode	1.3	—	μs	
			MSSP Module	1.5 TCY	—		
102 Tr	SDA and SCL Rise Time	100 kHz mode	—	1000	ns		
		400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF	
103 TF	SDA and SCL Fall Time	100 kHz mode	—	300	ns		
		400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF	
90 Tsu:sta	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μs	Only relevant for Repeated Start condition
			400 kHz mode	0.6	—	μs	
91 Thd:st	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μS	After this period, the first clock pulse is generated
			400 kHz mode	0.6	—	μS	
106 THD:DA	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μS	
107 TSU:DAT	TSU:DAT	DAT Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92 Tsu:s	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μS	
			400 kHz mode	0.6	—	μS	
109 T	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode		—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	-	μS	Time the bus must be free before a new transmission can start
			400 kHz mode	1.3	—	μS	
D102	Св	Bus Capacitive Loading			400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.