



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	240 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb95f262kpf-g-sne2">https://www.e-xfl.com/product-detail/infineon-technologies/mb95f262kpf-g-sne2</a>

**Clock supervisor counter**

- Built-in clock supervisor counter function

**Programmable port input voltage level**

- CMOS input level / hysteresis input level

**Dual operation Flash memory**

- The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

**Flash memory security function**

- Protects the content of the Flash memory

*(Continued)*

Part number	MB95F262H	MB95F263H	MB95F264H	MB95F262K	MB95F263K	MB95F264K
Parameter						
Watch prescaler	Eight different time intervals can be selected.					
Flash memory	<ul style="list-style-type: none"> <li>• It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands.</li> <li>• It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>• Number of program/erase cycles: 100000</li> <li>• Data retention time: 20 years</li> <li>• Flash security feature for protecting the content of the Flash memory</li> </ul>					
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode					
Package	DIP-24P-M07 LCC-32P-M19 FPT-20P-M09 FPT-20P-M10					

**MB95280H Series**

Part number	MB95F282H	MB95F283H	MB95F284H	MB95F282K	MB95F283K	MB95F284K			
Parameter									
Type	Flash memory product								
Clock supervisor counter	It supervises the main clock oscillation.								
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte			
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes			
Power-on reset	Yes								
Low-voltage detection reset	No			Yes					
Reset input	Dedicated			Selected by software					
CPU functions	<ul style="list-style-type: none"> <li>• Number of basic instructions : 136</li> <li>• Instruction bit length : 8 bits</li> <li>• Instruction length : 1 to 3 bytes</li> <li>• Data bit length : 1, 8 and 16 bits</li> <li>• Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz)</li> <li>• Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)</li> </ul>								
General-purpose I/O	<ul style="list-style-type: none"> <li>• I/O ports (Max) : 12</li> <li>• CMOS I/O : 11</li> <li>• N-ch open drain : 1</li> </ul>			<ul style="list-style-type: none"> <li>• I/O ports (Max) : 13</li> <li>• CMOS I/O : 11</li> <li>• N-ch open drain : 2</li> </ul>					
Time-base timer	Interval time: 0.256 ms to 8.3 s (external clock frequency = 4 MHz)								
Hardware/software watchdog timer	<ul style="list-style-type: none"> <li>• Reset generation cycle Main oscillation clock at 10 MHz: 105 ms (Min)</li> <li>• The sub-internal CR clock can be used as the source clock of the hardware watchdog timer.</li> </ul>								
Wild register	It can be used to replace three bytes of data.								
LIN-UART	<ul style="list-style-type: none"> <li>• A wide range of communication speed can be selected by a dedicated reload timer.</li> <li>• It has a full duplex double buffer.</li> <li>• Clock-synchronized serial data transfer and clock-asynchronous serial data transfer is enabled.</li> <li>• The LIN function can be used as a LIN master or a LIN slave.</li> </ul>								
8/10-bit A/D converter	5 channels 8-bit or 10-bit resolution can be selected.								
8/16-bit composite timer	1 channel <ul style="list-style-type: none"> <li>• The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel".</li> <li>• It has built-in timer function, PWC function, PWM function and input capture function.</li> <li>• Count clock: it can be selected from internal clocks (seven types) and external clocks.</li> <li>• It can output square wave.</li> </ul>								
External interrupt	6 channels <ul style="list-style-type: none"> <li>• Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.)</li> <li>• It can be used to wake up the device from standby modes.</li> </ul>								
On-chip debug	<ul style="list-style-type: none"> <li>• 1-wire serial control</li> <li>• It supports serial writing. (asynchronous mode)</li> </ul>								

*(Continued)*

## 2. Packages and Corresponding Products

Part number \ Package	MB95F2 62H	MB95F2 62K	MB95F2 63H	MB95F2 63K	MB95F2 64H	MB95F2 64K	MB95F2 72H	MB95F2 72K	MB95F2 73H	MB95F2 73K	MB95F2 74H	MB95F2 74K
DIP-24P-M07	O	O	O	O	O	O	X	X	X	X	X	X
FPT-20P-M09	O	O	O	O	O	O	X	X	X	X	X	X
FPT-20P-M10	O	O	O	O	O	O	X	X	X	X	X	X
DIP-16P-M06	X	X	X	X	X	X	X	X	X	X	X	X
FPT-16P-M06	X	X	X	X	X	X	X	X	X	X	X	X
DIP-8P-M03	X	X	X	X	X	X	O	O	O	O	O	O
FPT-8P-M08	X	X	X	X	X	X	O	O	O	O	O	O
LCC-32P-M19	O	O	O	O	O	O	X	X	X	X	X	X

Part number \ Package	MB95F282H	MB95F282K	MB95F283H	MB95F283K	MB95F284H	MB95F284K
DIP-24P-M07	X	X	X	X	X	X
FPT-20P-M09	X	X	X	X	X	X
FPT-20P-M10	X	X	X	X	X	X
DIP-16P-M06	O	O	O	O	O	O
FPT-16P-M06	O	O	O	O	O	O
DIP-8P-M03	X	X	X	X	X	X
FPT-8P-M08	X	X	X	X	X	X
LCC-32P-M19	O	O	O	O	O	O

O: Available


X: Unavailable

## 5. Pin Description (MB95260H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF1	B	General-purpose I/O port
	X1		Main clock I/O oscillation pin
2	PF0	B	General-purpose I/O port
	X0		Main clock input oscillation pin
3	Vss	—	Power supply pin (GND)
4	PG2	C	General-purpose I/O port
	X1A		Subclock I/O oscillation pin
5	PG1	C	General-purpose I/O port
	X0A		Subclock input oscillation pin
6	Vcc	—	Power supply pin
7	C	—	Capacitor connection pin
8	PF2	A	General-purpose I/O port
	RST		Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H.
9	P63	D	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
10	P62	D	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
11	NC	—	It is an internally connected pin. Always leave it unconnected.
12	NC	—	It is an internally connected pin. Always leave it unconnected.
13	NC	—	It is an internally connected pin. Always leave it unconnected.
14	NC	—	It is an internally connected pin. Always leave it unconnected.
15	P00	E	General-purpose I/O port
	AN00		A/D converter analog input pin
16	P64	D	General-purpose I/O port
	EC1		8/16-bit composite timer ch. 1 clock input pin
17	P01	E	General-purpose I/O port
	AN01		A/D converter analog input pin
18	P02	E	General-purpose I/O port
	INT02		External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
19	P03	E	General-purpose I/O port
	INT03		External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin

*(Continued)*

## 16. Block Diagram (MB95280H Series)



*(Continued)*

Address	Register abbreviation	Register name	R/W	Initial value
0FE6 <sub>H</sub> , 0FE7 <sub>H</sub>	—	(Disabled)	—	—
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX <sub>B</sub>
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX <sub>B</sub>
0FED <sub>H</sub>	—	(Disabled)	—	—
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	00000000 <sub>B</sub>
0EFF <sub>H</sub> to 0FFF <sub>H</sub>	—	(Disabled)	—	—

**R/W access symbols**

R/W : Readable / Writable

R : Read only

**Initial value symbols**

0 : The initial value of this bit is "0".

1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

## 19. I/O Map (MB95270H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	—	(Disabled)	—	—
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	—	(Disabled)	—	—
0007 <sub>H</sub>	SYCC	System clock control register	R/W	0000X011 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R/W	000XXXXXX <sub>B</sub>
000A <sub>H</sub>	TBTC	Time-base timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00XX0000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XX100011 <sub>B</sub>
000E <sub>H</sub> to 0015 <sub>H</sub>	—	(Disabled)	—	—
0016 <sub>H</sub>	—	(Disabled)	—	—
0017 <sub>H</sub>	—	(Disabled)	—	—
0018 <sub>H</sub> to 0027 <sub>H</sub>	—	(Disabled)	—	—
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	—	(Disabled)	—	—
002B <sub>H</sub>	—	(Disabled)	—	—
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0034 <sub>H</sub>	—	(Disabled)	—	—
0035 <sub>H</sub>	—	(Disabled)	—	—
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub>	—	(Disabled)	—	—
0039 <sub>H</sub>	—	(Disabled)	—	—
003A <sub>H</sub> to 0048 <sub>H</sub>	—	(Disabled)	—	—
0049 <sub>H</sub>	—	(Disabled)	—	—

(Continued)

## 21. Interrupt Source Table (MB95260H Series)

Interrupt source	Interrupt request number	Vector table address		Bit name of interrupt level setting register	Priority order of interrupt sources of the same level (occurring simultaneously)	
		Upper	Lower			
External interrupt ch. 4	IRQ00	FFFA <sub>H</sub>	FFFFB <sub>H</sub>	L00 [1:0]	High ↑ ↓ Low	
External interrupt ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]		
External interrupt ch. 2	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]		
External interrupt ch. 6						
External interrupt ch. 3	IRQ03	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]		
External interrupt ch. 7						
—	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]		
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]		
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]		
LIN-UART (reception)	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]		
—	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]		
—	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]		
—	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]		
—	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]		
—	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]		
8/16-bit composite timer ch. 1 (Upper)	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]		
—	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]		
—	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]		
—	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]		
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]		
—	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]		
8/16-bit composite timer ch. 1 (Lower)	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]		
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]		

## 22. Interrupt Source Table (MB95270H Series)

Interrupt source	Interrupt request number	Vector table address		Bit name of interrupt level setting register	Priority order of interrupt sources of the same level (occurring simultaneously)
		Upper	Lower		
External interrupt ch. 4	IRQ00	FFFA <sub>H</sub>	FFFFB <sub>H</sub>	L00 [1:0]	High ↑ ↓ Low
—	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	
—	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	
External interrupt ch. 6	IRQ03	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]	
—	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]	
—	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]	
—	IRQ08	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	
—	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
—	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]	
—	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
—	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
—	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
—	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
—	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	
—	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
—	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
—	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	
—	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	

## 24. Electrical Characteristics

### 24.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	<sup>*2</sup>
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6	V	<sup>*2</sup>
Maximum clamp current	I <sub>CLAMP</sub>	- 2	+ 2	mA	Applicable to specific pins <sup>*3</sup>
Total maximum clamp current	$\Sigma  I_{CLAMP} $	—	20	mA	Applicable to specific pins <sup>*3</sup>
“L” level maximum output current	I <sub>OL1</sub>	—	15	mA	Other than P05, P06, P62 and P63 <sup>*4</sup>
	I <sub>OL2</sub>		15		P05, P06, P62 and P63 <sup>*4</sup>
“L” level average current	I <sub>OLAV1</sub>	—	4	mA	Other than P05, P06, P62 and P63 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
	I <sub>OLAV2</sub>		12		P05, P06, P62 and P63 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
“L” level total maximum output current	$\Sigma I_{OL}$	—	100	mA	
“L” level total average output current	$\Sigma I_{OLAV}$	—	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
“H” level maximum output current	I <sub>OH1</sub>	—	- 15	mA	Other than P05, P06, P62 and P63 <sup>*4</sup>
	I <sub>OH2</sub>		- 15		P05, P06, P62 and P63 <sup>*4</sup>
“H” level average current	I <sub>OHAV1</sub>	—	- 4	mA	Other than P05, P06, P62 and P63 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
	I <sub>OHAV2</sub>		- 8		P05, P06, P62 and P63 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
“H” level total maximum output current	$\Sigma I_{OH}$	—	- 100	mA	
“H” level total average output current	$\Sigma I_{OHAV}$	—	- 50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	P <sub>d</sub>	—	320	mW	
Operating temperature	T <sub>A</sub>	- 40	+ 85	°C	
Storage temperature	T <sub>stg</sub>	- 55	+ 150	°C	

*(Continued)*

### 24.3 DC Characteristics

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	$V_{IHI}$	P04	*1	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V	When CMOS input level (hysteresis input) is selected
	$V_{IHS}$	P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2	*1	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Hysteresis input
	$V_{IHM}$	PF2	—	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V	Hysteresis input
"L" level input voltage	$V_{IL}$	P04	*1	$V_{SS} - 0.3$	—	0.3 $V_{CC}$	V	When CMOS input level (hysteresis input) is selected
	$V_{ILS}$	P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2	*1	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	Hysteresis input
	$V_{ILM}$	PF2	—	$V_{SS} - 0.3$	—	0.3 $V_{CC}$	V	Hysteresis input
Open-drain output application voltage	$V_D$	PF2, P12	—	$V_{SS} - 0.3$	—	$V_{SS} + 5.5$	V	
"H" level output voltage	$V_{OH1}$	Output pins other than P05, P06, P12, P62, P63, PF2 <sup>*2</sup>	$I_{OH} = -4 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
	$V_{OH2}$	P05, P06, P62, P63 <sup>*2</sup>	$I_{OH} = -8 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
"L" level output voltage	$V_{OL1}$	Output pins other than P05, P06, P62, P63 <sup>*2</sup>	$I_{OL} = 4 \text{ mA}$	—	—	0.4	V	
	$V_{OL2}$	P05, P06, P62, P63 <sup>*2</sup>	$I_{OL} = 12 \text{ mA}$	—	—	0.4	V	
Input leak current (Hi-Z output leak current)	$I_{LI}$	All input pins	$0.0 \text{ V} < V_I < V_{CC}$	- 5	—	+ 5	$\mu\text{A}$	When pull-up resistance is disabled
Pull-up resistance	$R_{PULL}$	P00 to P07, PG1, PG2 <sup>*3*4</sup>	$V_I = 0 \text{ V}$	25	50	100	k $\Omega$	When pull-up resistance is enabled
Input capacitance	$C_{IN}$	Other than $V_{CC}$ and $V_{SS}$	f = 1 MHz	—	5	15	pF	

(Continued)




## 24.4 AC Characteristics



### 24.4.1 Clock Timing

( $V_{CC} = 2.4\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	$F_{CH}$	X0, X1	—	1	—	16.25	MHz	When the main oscillation circuit is used
		X0	X1 : open	1	—	12	MHz	When the main external clock is used
		X0, X1	*1	1	—	32.5	MHz	
	$F_{CRH}$	—	—	9.7	10	10.3	MHz	When the main CR clock is used* <sup>2</sup> $3.3\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ( $-40^\circ\text{C} \leq T_A \leq +40^\circ\text{C}$ ) $2.4\text{ V} \leq V_{CC} < 3.3\text{ V}$ ( $0^\circ\text{C} \leq T_A \leq +40^\circ\text{C}$ )
				7.76	8	8.24	MHz	
				0.97	1	1.03	MHz	
				9.55	10	10.45	MHz	When the main CR clock is used* <sup>2</sup> $3.3\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ( $+40^\circ\text{C} < T_A \leq +85^\circ\text{C}$ )
				7.64	8	8.36	MHz	
				0.955	1	1.045	MHz	
				9.5	10	10.5	MHz	When the main CR clock is used* <sup>2</sup> $2.4\text{ V} \leq V_{CC} < 3.3\text{ V}$ ( $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$ , $+40^\circ\text{C} < T_A \leq +85^\circ\text{C}$ )
				7.6	8	8.4	MHz	
				0.95	1	1.05	MHz	
	$F_{CL}$	X0A, X1A	—	9.7	10	10.3	MHz	When the main CR clock is used* <sup>3</sup> $2.4\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ( $0^\circ\text{C} \leq T_A \leq +40^\circ\text{C}$ )
				7.76	8	8.24	MHz	
				0.97	1	1.03	MHz	
				9.5	10	10.5	MHz	When the main CR clock is used* <sup>3</sup> $2.4\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ( $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$ , $+40^\circ\text{C} < T_A \leq +85^\circ\text{C}$ )
	$F_{CRL}$	—	—	7.6	8	8.4	MHz	
				0.95	1	1.05	MHz	
Clock cycle time	$t_{HCYL}$	X0, X1	—	32.768	—	32.768	kHz	When the sub oscillation circuit is used
		X0	X1 : open	32.768	—	32.768	kHz	When the sub-external clock is used
		X0, X1	*1	50	100	200	kHz	When the sub CR clock is used
	$t_{LCYL}$	X0A, X1A	—	—	30.5	—	30.5	μs

(Continued)

**Schematic diagram of the clock generation block**

**Operating voltage - Operating frequency (When  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )  
 MB95260H/270H/280H (without the on-chip debug function)**

**Operating voltage - Operating frequency (When  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )  
 MB95260H/270H/280H (with the on-chip debug function)**


**Internal shift clock mode**

**External shift clock mode**



**Pull-up**





## 26. Mask Options


<b>No.</b>	<b>Part Number</b>	MB95F262H MB95F263H MB95F264H MB95F272H MB95F273H MB95F274H MB95F282H MB95F283H MB95F284H	MB95F262K MB95F263K MB95F264K MB95F272K MB95F273K MB95F274K MB95F282K MB95F283K MB95F284K
	<b>Selectable/Fixed</b>	Fixed	
1	Low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset
2	Reset	With dedicated reset input	Without dedicated reset input


## 28. Package Dimension


24-pin plastic SDIP  (DIP-24P-M07)	Lead pitch 1.778 mm
	Package width × package length 6.40 mm × 22.86 mm
	Sealing method Plastic mold
	Mounting height 4.80 mm Max


*(Continued)*

32-pin plastic QFN  (LCC-32P-M19)	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>0.50 mm</td></tr> <tr> <td>Package width × package length</td><td>5.00 mm × 5.00 mm</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>0.80 mm MAX</td></tr> <tr> <td>Weight</td><td>0.06 g</td></tr> <tr> <td></td><td></td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	0.50 mm	Package width × package length	5.00 mm × 5.00 mm	Sealing method	Plastic mold	Mounting height	0.80 mm MAX	Weight	0.06 g				
Lead pitch	0.50 mm														
Package width × package length	5.00 mm × 5.00 mm														
Sealing method	Plastic mold														
Mounting height	0.80 mm MAX														
Weight	0.06 g														


*(Continued)*

20-pin plastic SOP  (FPT-20P-M09)	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>1.27 mm</td></tr> <tr> <td>Package width × package length</td><td>7.50 mm × 12.70 mm</td></tr> <tr> <td>Lead shape</td><td>Gullwing</td></tr> <tr> <td>Lead bend direction</td><td>Normal bend</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>2.65 mm Max</td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	1.27 mm	Package width × package length	7.50 mm × 12.70 mm	Lead shape	Gullwing	Lead bend direction	Normal bend	Sealing method	Plastic mold	Mounting height	2.65 mm Max		
Lead pitch	1.27 mm														
Package width × package length	7.50 mm × 12.70 mm														
Lead shape	Gullwing														
Lead bend direction	Normal bend														
Sealing method	Plastic mold														
Mounting height	2.65 mm Max														


*(Continued)*