

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	240 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f262kpft-g-103-sne2



1. Product Line-up

MB95260H Series

Part number									
	MB95F262H	MB95F263H	MB95F264H	MB95F262K	MB95F263K	MB95F264K			
Parameter									
	Flash memory product								
Clock supervisor			Fiasirilleir	lory product					
Clock supervisor counter	It supervises the n	nain clock oscillatio	on.						
Flash memory capacity	8 Kbyte	8 Kbyte 12 Kbyte 20 Kbyte 8 Kbyte 12 Kbyte 2							
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes			
Power-on reset		1	Y	es	•	1			
Low-voltage detection reset		No			Yes				
Reset input		Dedicated		5	Selected by softwar	re			
CPU functions	 Number of basic Instruction bit le Instruction lengt Data bit length Minimum instruct Interrupt proces 	ngth h ction execution time							
General-purpose I/O	I/O ports (Max)CMOS I/ON-ch open drain	: 16 : 15 : 1		I/O ports (Max)CMOS I/ON-ch open drain	: 17 : 15 : : 2				
Time-base timer	Interval time: 0.25	6 ms to 8.3 s (exte	rnal clock frequenc	y = 4 MHz)					
Hardware/software watchdog timer		n clock at 10 MHz:		f the hardware wate	chdog timer.				
Wild register	It can be used to r	eplace three bytes	of data.						
LIN-UART	It has a full duplClock-synchroni	ex double buffer. zed serial data tra		ed by a dedicated r nchronized serial on N slave.		abled.			
8/10-bit A/D	6 channels								
converter	8-bit or 10-bit reso	lution can be selec	cted.						
	2 channels								
8/16-bit composite timer	 The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave. 								
External	6 channels								
External interrupt		Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.) It can be used to wake up the device from the standby mode.							
On-chip debug	1-wire serial corIt supports seria	ntrol I writing. (asynchro	onous mode)						
						(Continued			



MB95270H Series

Part number										
	MB95F272H	MB95F273H	MB95F274H	MB95F272K	MB95F273K	MB95F274K				
Doromotor										
Parameter		Flash memory product								
Type			riash men	lory product						
counter	It supervises the n	nain clock oscillatio	on.	,	<u>, </u>					
Flash memory capacity	8 Kbyte									
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes				
Power-on reset			Y	es						
Low-voltage detection reset		No			Yes					
Reset input		Dedicated		S	Selected by softwar	е				
CPU functions	 Number of basic Instruction bit le Instruction lengt Data bit length Minimum instruct Interrupt proces 	ngth h ction execution time								
General-purpose I/O	I/O ports (Max)CMOS I/ON-ch open drain	: 4 : 3 : 1	<u> </u>	I/O ports (Max)CMOS I/ON-ch open drain	: 5 : 3 : 2					
Time-base timer	Interval time: 0.25	6 ms to 8.3 s (exte	rnal clock frequenc	cy = 4 MHz)						
Hardware/software watchdog timer		n clock at 10 MHz:		clock of the hardw	are watchdog time	r.				
Wild register	It can be used to r	eplace three bytes	of data.							
LIN-UART	No LIN-UART									
	2 channels									
converter	8-bit or 10-bit reso	lution can be selec	cted.							
8/16-bit composite timer	 It has built-in tim 	ner function, PWC f an be selected from	function, PWM fun	els" or a "16-bit time ction and input cap even types) and ex	ture function.					
External	2 channels									
interrupt	 It can be used to 	wake up the devi		dge, or both edges odes.	can be selected.)					
On-chip debug	1-wire serial corIt supports seria	ntrol I writing. (asynchro	onous mode)							
Watch prescaler	Eight different time	e intervals can be s	selected.							
Flash memory	It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of program/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory									
Standby mode	Sleep mode, stop	mode, watch mode	e, time-base timer	mode						
Package			-	P-M03 P-M08						



2. Packages and Corresponding Products

Part number		MB95F2 62K	MB95F2 63H	MB95F2 63K	MB95F2 64H	MB95F2 64K	MB95F2 72H	MB95F2 72K	MB95F2 73H	MB95F2 73K	MB95F2 74H	MB95F2 74K
DIP-24P-M07	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
FPT-20P-M09	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
FPT-20P-M10	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
DIP-16P-M06	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
FPT-16P-M06	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
DIP-8P-M03	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
FPT-8P-M08	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
LCC-32P-M19	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х

Part number						
	MB95F282H	MB95F282K	MB95F283H	MB95F283K	MB95F284H	MB95F284K
Package						
DIP-24P-M07	Х	X	X	X	X	Х
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	X	X	X	Х
DIP-16P-M06	0	0	0	0	0	0
FPT-16P-M06	0	0	0	0	0	0
DIP-8P-M03	X	X	X	X	X	Х
FPT-8P-M08	Х	Х	Х	Х	Х	Х
LCC-32P-M19	0	0	0	0	0	0

O: Available

X: Unavailable



8. Pin Description (MB95270H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function			
1	V _{SS}	_	Power supply pin (GND)			
2	V _{CC}	_	Power supply pin			
3	С	_	Capacitor connection pin			
	PF2		General-purpose I/O port			
4	RST	A	Reset pin This pin is a dedicated reset pin in MB95F272H/F273H/F274H.			
	P04		General-purpose I/O port			
5	INT04		External interrupt input pin			
5	AN04		A/D converter analog input pin			
	EC0		8/16-bit composite timer ch. 0 clock input pin			
	P05	_	General-purpose I/O port High-current pin			
6	AN05	E	A/D converter analog input pin			
	TO00		8/16-bit composite timer ch. 0 output pin			
	P06	_	General-purpose I/O port High-current pin			
7	INT06	G	External interrupt input pin			
	TO01		8/16-bit composite timer ch. 0 output pin			
	P12		General-purpose I/O port			
8	EC0	Н	8/16-bit composite timer ch. 0 clock input pin			
	DBG		DBG input pin			

^{*:} For the I/O circuit types, see "11. I/O Circuit Type".

Document Number: 002-07516 Rev. *A Page 19 of 92



Pin no.	Pin name	I/O circuit type*	Function			
	P05		General-purpose I/O port High-current pin			
21	INT05	E	External interrupt input pin			
	AN05	7	A/D converter analog input pin			
	TO00		8/16-bit composite timer ch. 0 output pin			
	P06	_	General-purpose I/O port High-current pin			
22	INT06	G	External interrupt input pin			
	TO01	7	8/16-bit composite timer ch. 0 output pin			
	P12		General-purpose I/O port			
23	EC0	Н	8/16-bit composite timer ch. 0 clock input pin			
	DBG		DBG input pin			
24	P07	G	General-purpose I/O port			
24	INT07	- 6	External interrupt input pin			
25	NC	_	It is an internally connected pin. Always leave it unconnected.			
26	NC	_	It is an internally connected pin. Always leave it unconnected.			
27	NC	_	It is an internally connected pin. Always leave it unconnected.			
28	NC	_	It is an internally connected pin. Always leave it unconnected.			
29	NC	_	It is an internally connected pin. Always leave it unconnected.			
30	NC	_	It is an internally connected pin. Always leave it unconnected.			
31	NC	_	It is an internally connected pin. Always leave it unconnected.			
32	NC	_	It is an internally connected pin. Always leave it unconnected.			

^{*:} For the I/O circuit types, see "11. I/O Circuit Type".

Document Number: 002-07516 Rev. *A Page 21 of 92



12. Notes on Device Handling

Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "24.1 Absolute Maximum Ratings" of "24. Electrical Characteristics" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

13. Pin Connection

Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

RST pin

Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.



Address	Register abbreviation	Register name	R/W	Initial value
0F81 _H	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B
0F83 _H	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B
0F89 _H to 0F91 _H	_	(Disabled)	_	_
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 _B
0F98 _H	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 _B
0F99 _H	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 _B
0F9A _H	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 _B
0F9B _H	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 _B
0F9C _H to 0FBB _H	_	(Disabled)	_	_
0FBC _H	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 _B
0FBD _H	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 _B
0FBE _H to 0FC2 _H	_	(Disabled)	_	_
0FC3 _H	AIDRL	A/D input disable register (Lower)	R/W	00000000 _B
0FC4 _H to 0FE3 _H	_	(Disabled)		_
0FE4 _H	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX _B
0FE5 _H	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX _B



Address	Register abbreviation	Register name	R/W	Initial value
0FE6 _H , 0FE7 _H	_	(Disabled)	_	_
0FE8 _H	SYSC	System configuration register	R/W	11000011 _B
0FE9 _H	CMCR	Clock monitoring control register	R/W	00000000 _B
0FEA _H	CMDR	Clock monitoring data register	R/W	00000000 _B
0FEB _H	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX _B
0FEC _H	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX _B
0FED _H	_	(Disabled)	_	_
0FEE _H	ILSR	Input level select register	R/W	00000000 _B
OFEF _H to OFFF _H	_	(Disabled)	_	_

R/W access symbols

R/W : Readable / Writable

R : Read only

Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.



19. I/O Map (MB95270H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H	_	(Disabled)	_	_
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H	_	(Disabled)	_	_
0007 _H	SYCC	System clock control register	R/W	0000X011 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R/W	000XXXXX _B
000A _H	TBTC	Time-base timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00XX0000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H to 0015 _H	_	(Disabled)	_	_
0016 _H	_	(Disabled)	_	_
0017 _H	_	(Disabled)	_	_
0018 _H to 0027 _H	_	(Disabled)	_	_
0028 _H	PDRF	Port F data register	R/W	00000000 _B
0029 _H	DDRF	Port F direction register	R/W	00000000 _B
002A _H	_	(Disabled)	_	_
002B _H	_	(Disabled)	_	_
002C _H	PUL0	Port 0 pull-up register	R/W	00000000 _B
002D _H to 0034 _H	_	(Disabled)	_	_
0035 _H	_	(Disabled)	_	_
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 _B
0038 _H	_	(Disabled)	-	_
0039 _H	_	(Disabled)	_	_
003A _H to 0048 _H	_	(Disabled)		_
0049 _H	_	(Disabled)	_	_



Address	Register abbreviation	Register name		Initial value
0FE9 _H	CMCR	Clock monitoring control register	R/W	00000000 _B
0FEA _H	CMDR	Clock monitoring data register	R/W	00000000 _B
0FEB _H	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX _B
0FEC _H	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX _B
0FED _H	_	(Disabled)	_	_
0FEE _H	ILSR	Input level select register	R/W	00000000 _B
0FEF _H to 0FFF _H	_	(Disabled)	_	_

R/W access symbols

R/W : Readable / Writable

R : Read only

Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

Document Number: 002-07516 Rev. *A



22. Interrupt Source Table (MB95270H Series)

		Vector tak	ole address	D ''	Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA _H	FFFB _H	L00 [1:0]	High
_	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]]g
_	IRQ02	FFF6 _H	FFF7 _H	L02 [1:0]	↑
External interrupt ch. 6	111002	TTTOH	'''''H	L02 [1.0]	
_	IRQ03	FFF4 _H	FFF5 _H	L03 [1:0]	
-			оп	200 [0]	<u> </u>
_	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE _H	FFEF _H	L06 [1:0]	
_	IRQ07	FFEC _H	FFED _H	L07 [1:0]	
_	IRQ08	FFEA _H	FFEB _H	L08 [1:0]	
_	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]	
_	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	_
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
_	IRQ14	FFDE _H	FFDF _H	L14 [1:0]	
_	IRQ15	FFDC _H	FFDD _H	L15 [1:0]	
_	IRQ16	FFDA _H	FFDB _H	L16 [1:0]	
_	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	1 ↓
_	IRQ22	FFCE _H	FFCF _H	L22 [1:0]	▼
Flash memory	IRQ23	FFCC _H	FFCD _H	L23 [1:0]	Low

Document Number: 002-07516 Rev. *A Page 45 of 92




23. Interrupt Source Table (MB95280H Series)

		Vector tab	le address		Priority order of in-	
Interrupt source	Interrupt re- quest num- ber	Upper Lower		Bit name of interrupt level setting register	terrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA _H	FFFB _H	L00 [1:0]	High	
External interrupt ch. 5	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]		
External interrupt ch. 2	IRQ02	FFF6 _H	FFF7 _H	L02 [1:0]	↑	
External interrupt ch. 6	INQ02					
External interrupt ch. 3	IRQ03	CCC1	CCC6	1.02.[4:0]]	
External interrupt ch. 7	IRQUS	FFF4 _H	FFF5 _H	L03 [1:0]		
_	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]]	
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]]	
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE _H	FFEF _H	L06 [1:0]]	
LIN-UART (reception)	IRQ07	FFEC _H	FFED _H	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEA _H	FFEB _H	L08 [1:0]		
_	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]]	
_	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]]	
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]		
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]]	
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]		
_	IRQ14	FFDE _H	FFDF _H	L14 [1:0]]	
_	IRQ15	FFDC _H	FFDD _H	L15 [1:0]		
_	IRQ16	FFDA _H	FFDB _H	L16 [1:0]		
_	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]		
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	1	
_	IRQ22	FFCE _H	FFCF _H	L22 [1:0]	Ţ ,	
Flash memory	IRQ23	FFCC _H	FFCD _H	L23 [1:0]	Low	

Document Number: 002-07516 Rev. *A Page 46 of 92



- * 1: These parameters are based on the condition that V_{SS} is 0.0 V.
- *2: V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.
- *3: Applicable to the following pins: P00 to P07, P62 to P64, PG1, PG2, PF0, PF1 (P00, P62, P63 and P64 are only available on MB95F262H/F263K/F263H/F263K/F264H/F264K. P01, P02, P03, P07, PG1, PG2, PF0 and PF1 are only available on MB95F262H/F263K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.)
 - · Use under recommended operating conditions.
 - · Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the V_{CC} voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV
 (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary
 current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the V_{CC} pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - · Do not leave the HV (High Voltage) input pin unconnected.
 - · Example of a recommended circuit:



*4: P62 and P63 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-07516 Rev. *A Page 48 of 92



24.3 DC Characteristics

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Barranatan	0	Din name	0 1141	Value			l lm!4	Damada
Parameter	Parameter Symbol Pin name Condition		Condition	Min	Тур	Max	Unit	Remarks
	V _{IHI}	P04	*1	0.7 V _{CC}	_	V _{CC} + 0.3	٧	When CMOS input level (hysteresis input) is selected
"H" level input voltage	V _{IHS}	P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2	*1	0.8 V _{CC}		V _{CC} + 0.3	٧	Hysteresis input
	V_{IHM}	PF2	_	0.7 V _{CC}	_	V _{CC} + 0.3	٧	Hysteresis input
	V _{IL}	P04	*1	V _{SS} - 0.3	_	0.3 V _{CC}	٧	When CMOS input level (hysteresis input) is selected
"L" level input voltage	V _{ILS}	P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2	*1	V _{SS} - 0.3	_	0.2 V _{CC}	V	Hysteresis input
	V_{ILM}	PF2	_	V _{SS} - 0.3	_	0.3 V _{CC}	V	Hysteresis input
Open-drain output application voltage	V_D	PF2, P12	_	V _{SS} - 0.3	_	V _{SS} + 5.5	V	
"H" level output voltage	V _{OH1}	Output pins other than P05, P06, P12, P62, P63, PF2*2	I _{OH} = -4 mA	V _{CC} - 0.5	_	_	٧	
	V _{OH2}	P05, P06, P62, P63 ^{*2}	I _{OH} = -8 mA	V _{CC} - 0.5	_	_	٧	
"L" level output	V _{OL1}	Output pins other than P05, P06, P62, P63*2	I _{OL} = 4 mA	_	_	0.4	٧	
voltage	V _{OL2}	P05, P06, P62, P63 ^{*2}	I _{OL} = 12 mA	_	_	0.4	٧	
Input leak current (Hi-Z output leak current)	I _{LI}	All input pins	0.0 V < V _I < V _{CC}	- 5	_	+ 5	μΑ	When pull-up resistance is disabled
Pull-up resistance	R _{PULL}	P00 to P07, PG1, PG2*3*4	V _I = 0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	C _{IN}	Other than V _{CC} and V _{SS}	f = 1 MHz		5	15	pF	




24.4 AC Characteristics


24.4.1 Clock Timing

 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Parameter	Cumbal	Din nome	Condition	Value		Unit	Domayka		
Parameter	Symbol	Pin name	Condition	Min			Unit	Remarks	
	F _{CH}	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used	
		X0	X1 : open	1	_	12	MHz	When the main external clock is used	
		X0, X1	*1	1	_	32.5	MHz	When the main external clock is used	
			_	9.7	10	10.3	MHz	When the main CR clock is used*2	
				7.76	8	8.24	MHz	$3.3 \text{ V} \le \text{Vcc} \le 5.5 \text{ V} (-40 \text{ °C} \le \text{T}_{\text{A}} \le +40 \text{ °C} $ $2.4 \text{ V} \le \text{Vcc} < 3.3 \text{ V} (0 \text{ °C} \le \text{T}_{\text{A}} \le +40 \text{ °C})$	
				0.97	1	1.03	MHz		
		_		9.55	10	10.45	MHz		
				7.64	8	8.36	MHz	When the main CR clock is used* ² 3.3 V \leq Vcc \leq 5.5 V (+ 40 °C $<$ T _A \leq + 85 °C)	
				0.955	1	1.045	MHz	0.0 V = V00 = 0.0 V (· 40 0 × 1A = 100 0	
				9.5	10	10.5	MHz	When the main CR clock is used*2	
Clock frequency	F _{CRH}			7.6	8	8.4	MHz	$2.4 \text{ V} \le \text{Vcc} < 3.3 \text{ V}$ $(-40 \text{ °C} \le \text{T}_{\text{A}} < 0 \text{ °C}, +40 \text{ °C} < \text{T}_{\text{A}} \le +85 \text{ °C}$	
				0.95	1	1.05	MHz		
				9.7	10	10.3	MHz	N/1	
				7.76	8	8.24	MHz	When the main CR clock is used* ³ 2.4 V \leq Vcc \leq 5.5 V(0 °C \leq T _A \leq + 40 °C)	
				0.97	1	1.03	MHz	(, ,	
				9.5	10	10.5	MHz	When the main CR clock is used*3	
				7.6	8	8.4	MHz	2.4 V ≤ Vcc ≤ 5.5 V	
				0.95	1	1.05	MHz	$(-40 \text{ °C} \le T_A < 0 \text{ °C}, +40 \text{ °C} < T_A \le +85 \text{ °}$	
	F _{CL}	X0A, X1A	_	_	32.768	_	kHz	When the sub oscillation circuit is used	
				-	32.768	_	kHz	When the sub-external clock is used	
	F _{CRL}	_	_	50	100	200	kHz	When the sub CR clock is used	
	t _{HCYL}	X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used	
Clock cycle		X0	X1 : open	83.4	_	1000	ns	When the external clock is used	
time		X0, X1	*1	30.8	_	1000	ns	WHICH the external Glock is used	
	t _{LCYL}	X0A, X1A	_	_	30.5	_	μs	When the subclock is used	











28. Package Dimension

24-pin plastic SDIP	Lead pitch	1.778 mm
	Package width × package length	6.40 mm × 22.86 mm
	Sealing method	Plastic mold
	Mounting height	4.80 mm Max
(DIP-24P-M07)		







16-pin plastic SOP	Lead pitch	1.27 mm	
	Package width × package length	5.3 × 10.15 mm	
	Lead shape	Gullwing	
	Sealing method	Plastic mold	
	Mounting height	2.25 mm MAX	
	Weight	0.20 g	
(FPT-16P-M06)	Code (Reference)	P-SOP16-5.3×10.15-1.27	











29. Major Changes

Spansion Publication Number: DS07-12627-7E

Page	Section	Details				
1	_	Changed the family name. $F^2MC\text{-}8FX \to \text{New }8FX$				
2	Features	Added "• Power-on reset".				
3	Product Line-up MB95260H Series	Added the parameter "Power-on reset".				
5	Product Line-up MB95270H Series	Added the parameter "Power-on reset".				
6	Product Line-up MB95280H Series	Added the parameter "Power-on reset".				
10	Pin Assignment	Deleted the HCLK1 pin and the HCLK2 pin.				
11	7 Fill Assignment	Deleted the HCLK1 pin and the HCLK2 pin.				
13	Pin Description (MB95260H Series, 32 pins)	Deleted the HCLK1 pin and the HCLK2 pin.				
15	Pin Description (MB95260H Series, 24 pins)	Deleted the HCLK1 pin and the HCLK2 pin.				
17	Pin Description (MB95260H Series, 20 pins)	Deleted the HCLK1 pin and the HCLK2 pin.				
18	Pin Description (MB95270H Series, 8 pins)	Deleted the HCLK1 pin and the HCLK2 pin.				
19	Pin Description (MB95280H Series, 32 pins)	Deleted the HCLK1 pin.				
20	Pili Description (MB93200H Series, 32 pilis)	Deleted the HCLK2 pin.				
21	Din Description (MD0500011 Cories 40 pine)	Deleted the HCLK1 pin.				
22	Pin Description (MB95280H Series, 16 pins)	Deleted the HCLK2 pin.				
27	Block Diagram (MB95260H Series)	Deleted the HCLK1 pin and the HCLK2 pin.				
28	Block Diagram (MB95270H Series)	Deleted the HCLK1 pin and the HCLK2 pin.				
29	Block Diagram (MB95280H Series)	Deleted the HCLK1 pin and the HCLK2 pin.				
52, 53		Deleted all information about the HCLK1 pin and the HCLK2 pin in the table.				
54	Electrical Characteristics 4. AC Characteristics (1) Clock Timing	Deleted the HCLK1 pin and the HCLK2 pin in the "Input waveform generated when an external clock (main clock) is used".				
		Deleted the external connection diagram for the HCLK1 pin and the HCLK2 pin in "Figure of main clock input port external connection".				

NOTE: Please see "Document History" about later revised information.

Document Number: 002-07516 Rev. *A Page 90 of 92