

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	496 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f263kpft-g-sne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Part number	MB95F262H	MB95F263H	MB95F264H	MB95F262K	MB95F263K	MB95F264K		
Parameter								
Watch prescaler	Eight different time	e intervals can be s	selected.					
Flash memory	mands. <ul> <li>It has a flag indi</li> <li>Number of progr</li> <li>Data retention ti</li> </ul>	<ul> <li>It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Number of program/erase cycles: 100000</li> <li>Data retention time: 20 years</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>						
Standby mode	Sleep mode, stop	mode, watch mode	e, time-base timer i	node				
Package	DIP-24P-M07 LCC-32P-M19 FPT-20P-M09 FPT-20P-M10							



## MB95270H Series

Part number											
	MB95F272H	MB95F273H	MB95F274H	MB95F272K	MB95F273K	MB95F274K					
Parameter											
Туре		•	Flash mem	ory product	•						
Clock supervisor counter	It supervises the r	supervises the main clock oscillation.									
Flash memory capacity	8 Kbyte										
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes					
Power-on reset			Y	es							
Low-voltage detection reset		No			Yes						
Reset input		Dedicated		5	Selected by softwar	е					
CPU functions	<ul> <li>Instruction bit le</li> <li>Instruction lengt</li> <li>Data bit length</li> <li>Minimum instruct</li> <li>Interrupt proces</li> </ul>	Number of basic instructions: 136Instruction bit length: 8 bitsInstruction length: 1 to 3 bytesData bit length: 1, 8 and 16 bitsMinimum instruction execution time: 61.5 ns (machine clock frequency = 16.25 MHz)Interrupt processing time: 0.6 µs (machine clock frequency = 16.25 MHz)									
General-purpose I/O	<ul> <li>I/O ports (Max)</li> <li>CMOS I/O</li> <li>N-ch open drain</li> </ul>	: 4 : 3 - 1		<ul> <li>I/O ports (Max)</li> <li>CMOS I/O</li> <li>N-ch open drain</li> </ul>	:5 :3 :2						
Time-base timer		6 ms to 8.3 s (exte	rnal clock frequenc		–						
Hardware/software watchdog timer	<ul> <li>Reset generatio</li> <li>Main oscillatio</li> <li>The sub-interna</li> </ul>	n cycle n clock at 10 MHz: l CR clock can be u	105 ms (Min) used as the source		vare watchdog time	r.					
Wild register	It can be used to r	eplace three bytes	of data.								
LIN-UART	No LIN-UART										
8/10-bit A/D	2 channels										
converter	8-bit or 10-bit resc	lution can be seled	cted.								
8/16-bit composite timer	<ul> <li>It has built-in tim</li> <li>Count clock: it c</li> <li>It can output square</li> </ul>	configured as an "8 ner function, PWC t an be selected fror uare wave.	function, PWM fund	ction and input cap	ture function.						
External interrupt		e detection (The ris o wake up the devi			can be selected.)						
On-chip debug	<ul><li>1-wire serial cor</li><li>It supports seria</li></ul>	ntrol I writing. (asynchro	onous mode)								
Watch prescaler	Eight different time	e intervals can be s	selected.								
Flash memory	mands. <ul> <li>It has a flag indi</li> <li>Number of prog</li> <li>Data retention ti</li> </ul>	It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume com- mands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of program/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory									
Standby mode	Sleep mode, stop	mode, watch mode	e, time-base timer	node							
Package				P-M03 P-M08							



Part number Parameter	MB95F282H	MB95F283H	MB95F284H	MB95F282K	MB95F283K	MB95F284K			
Watch prescaler	Eight different time	e intervals can be s	selected.	•	·	•			
Flash memory	mands. • It has a flag indiv • Number of progr • Data retention ti	<ul> <li>It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Number of program/erase cycles: 100000</li> <li>Data retention time: 20 years</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>							
Standby mode	Sleep mode, stop	mode, watch mode	e, time-base timer r	node					
Package	LCC-32P-M19 DIP-16P-M06 FPT-16P-M06								



# 5. Pin Description (MB95260H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF1	- В	General-purpose I/O port
1 -	X1		Main clock I/O oscillation pin
2	PF0	В	General-purpose I/O port
2	X0		Main clock input oscillation pin
3	Vss	—	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
5	PG1	с	General-purpose I/O port
5	X0A		Subclock input oscillation pin
6	Vcc	—	Power supply pin
7	С	—	Capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H.
9	P63	D	General-purpose I/O port High-current pin
	TO11	7	8/16-bit composite timer ch. 1 output pin
10	P62	D	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
11	NC	—	It is an internally connected pin. Always leave it unconnected.
12	NC	—	It is an internally connected pin. Always leave it unconnected.
13	NC	—	It is an internally connected pin. Always leave it unconnected.
14	NC	—	It is an internally connected pin. Always leave it unconnected.
15	P00	E	General-purpose I/O port
	AN00		A/D converter analog input pin
16	P64	D	General-purpose I/O port
10	EC1		8/16-bit composite timer ch. 1 clock input pin
17	P01	– E	General-purpose I/O port
17	AN01		A/D converter analog input pin
	P02		General-purpose I/O port
18	INT02	– E	External interrupt input pin
10	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
	P03		General-purpose I/O port
19	INT03	- Е	External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin



# 8. Pin Description (MB95270H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function		
1	V <sub>SS</sub>	—	Power supply pin (GND)		
2	V <sub>CC</sub>	—	Power supply pin		
3	С	—	Capacitor connection pin		
	PF2		General-purpose I/O port		
4	RST	A	Reset pin This pin is a dedicated reset pin in MB95F272H/F273H/F274H.		
	P04		General-purpose I/O port		
5	INT04		External interrupt input pin		
5	AN04	F F	A/D converter analog input pin		
	EC0		8/16-bit composite timer ch. 0 clock input pin		
	P05	_	General-purpose I/O port High-current pin		
6	AN05	E	A/D converter analog input pin		
	TO00		8/16-bit composite timer ch. 0 output pin		
	P06		General-purpose I/O port High-current pin		
7	INT06	G	External interrupt input pin		
	TO01		8/16-bit composite timer ch. 0 output pin		
	P12		General-purpose I/O port		
8	EC0	н	8/16-bit composite timer ch. 0 clock input pin		
	DBG		DBG input pin		

\*: For the I/O circuit types, see "11. I/O Circuit Type".



Pin no.	Pin name	I/O circuit type*	Function			
	P05		General-purpose I/O port High-current pin			
21	INT05	E	External interrupt input pin			
	AN05		A/D converter analog input pin			
	TO00		8/16-bit composite timer ch. 0 output pin			
	P06	_	General-purpose I/O port High-current pin			
22	INT06	G	External interrupt input pin			
	TO01		8/16-bit composite timer ch. 0 output pin			
	P12		General-purpose I/O port			
23	EC0	н	8/16-bit composite timer ch. 0 clock input pin			
	DBG		DBG input pin			
24	P07	6	General-purpose I/O port			
24 -	INT07	G	External interrupt input pin			
25	NC	_	It is an internally connected pin. Always leave it unconnected.			
26	NC	_	It is an internally connected pin. Always leave it unconnected.			
27	NC	_	It is an internally connected pin. Always leave it unconnected.			
28	NC	_	It is an internally connected pin. Always leave it unconnected.			
29	NC	—	It is an internally connected pin. Always leave it unconnected.			
30	NC	_	It is an internally connected pin. Always leave it unconnected.			
31	NC	_	It is an internally connected pin. Always leave it unconnected.			
32	NC	_	It is an internally connected pin. Always leave it unconnected.			

\*: For the I/O circuit types, see "11. I/O Circuit Type".



# 15. Block Diagram (MB95270H Series)







Address	Register abbreviation	Register name	R/W	Initial value
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	—	(Disabled)	—	_
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub>	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 <sub>B</sub>
0F98 <sub>H</sub>	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 <sub>B</sub>
0F99 <sub>H</sub>	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 <sub>B</sub>
0F9A <sub>H</sub>	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 <sub>B</sub>
0F9B <sub>H</sub>	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 <sub>B</sub>
0F9C <sub>H</sub> to 0FBB <sub>H</sub>	—	(Disabled)	—	—
0FBC <sub>H</sub>	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 <sub>B</sub>
0FBD <sub>H</sub>	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 <sub>B</sub>
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	_	(Disabled)	—	_
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (Lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	—	(Disabled)	-	_
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX <sub>B</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX <sub>B</sub>



(Continuou)	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$								
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Farameter	Symbol	Fin name	Condition	Min	Тур	Max	Unit	Remarks	
	I <sub>CCTS</sub>	V <sub>CC</sub> (External clock	$V_{CC} = 5.5 V$ $F_{CH} = 32 MHz$ Time-base timer mode $T_A = + 25^{\circ}C$	_	1.1	3	mA		
	Іссн	operation)	$V_{CC} = 5.5 V$ Substop mode $T_A = + 25^{\circ}C$	_	3.5	22.5	μA	Main stop mode for single external clock selection	
Power supply current* <sup>4</sup>	I <sub>LVD</sub>		Current consumption for low-voltage detection circuit only	_	37	54	μA		
	I <sub>CRH</sub>	V <sub>cc</sub>	Current consumption for the main CR oscillator	_	0.5	0.6	mA		
	I <sub>CRL</sub>		Current consumption for the sub-CR oscillator oscillating at 100 kHz		20	72	μΑ		

\*1: The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

\*2: P62 and P63 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.

- \*3: P00 is only available on MB95F262H/F262K/F263H/F263K/F264H/F264K. P01, P02, P03, P07, PG1 and PG2 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.
- \*4: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I<sub>LVD</sub>) to one of the value from I<sub>CC</sub> to I<sub>CCH</sub>. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I<sub>CRH</sub>, I<sub>CRL</sub>) and a specified value. In on-chip debug mode, the CR oscillator (I<sub>CRH</sub>) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
  - + See "24.4. AC Characteristics: 24.4.1. Clock Timing" for  $\rm F_{CH}$  and  $\rm F_{CL}.$
  - + See "24.4. AC Characteristics: 24.4.2. Source Clock / Machine Clock" for  $\mathsf{F}_{\mathsf{MP}}$  and  $\mathsf{F}_{\mathsf{MPL}}.$









Source clock frequency (FSP/FSPL)







#### 24.4.4 Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Falameter	Symbol	Condition	Min	Max	Unit		
Power supply rising time	t <sub>R</sub>	_	—	50	ms		
Power supply cutoff time	t <sub>OFF</sub>		1	—	ms	Wait time until power-on	



# Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.











Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

(V <sub>CC</sub> = 5.0 V±10%	, $V_{SS} = 0.0 \text{ V}$ , $T_A = -40^{\circ}\text{C}$	to + 85°C)
------------------------------	--	------------

Parameter	Symbol	Din nome	Condition	Val	Unit	
	Symbol	Pin name	Condition	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCK, SOT	Internal clock	- 95	+ 95	ns
$Valid\;SIN\toSCK\downarrow$	t <sub>IVSLI</sub>	SCK, SIN	operation output pin:	t <sub>MCLK</sub> * <sup>3</sup> + 190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	t <sub>SLIXI</sub>	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	0	_	ns
$\text{SOT} \rightarrow \text{SCK} \downarrow \text{delay time}$	t <sub>SOVLI</sub>	SCK, SOT		—	4 t <sub>MCLK</sub> * <sup>3</sup>	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "24.4.2. Source Clock / Machine Clock" for t<sub>MCLK</sub>.





Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

Parameter	Cumhal	Pin name	Condition	Value		L lus it
	Symbol		Condition	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	—	ns
$SCK \downarrow \to SOT \text{ delay time}$	t <sub>SLOVI</sub>	SCK, SOT	Internal clock operating output pin: C <sub>L</sub> = 80 pF + 1 TTL	- 95	+ 95	ns
$\textsf{Valid SIN} \rightarrow \textsf{SCK} \uparrow$	t <sub>IVSHI</sub>	SCK, SIN		t <sub>MCLK</sub> * <sup>3</sup> + 190	—	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t <sub>SHIXI</sub>	SCK, SIN		0	—	ns
$\text{SOT} \to \text{SCK} \uparrow \text{delay time}$	t <sub>SOVHI</sub>	SCK, SOT		—	4 t <sub>MCLK</sub> * <sup>3</sup>	ns

\*1:There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "24.4.2. Source Clock / Machine Clock" for t<sub>MCLK</sub>.





#### 24.5.2 Notes on Using the A/D Converter

#### External impedance of analog input and its sampling time

The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.





## A/D conversion error

As |V<sub>CC</sub>-V<sub>SS</sub>| decreases, the A/D conversion error increases proportionately.



### 24.6 Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Remarks	
Faranieter	Min Typ M		Max	Unit	nemarks	
Sector erase time (2 Kbyte sector)	_	0.2* <sup>1</sup>	0.5* <sup>2</sup>	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	_	0.5* <sup>1</sup>	7.5* <sup>2</sup>	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.	
Byte writing time	—	21	6100* <sup>2</sup>	μs	System-level overhead is excluded.	
Program/erase cycle	100000	_	—	cycle		
Power supply voltage at program/erase	3.0	—	5.5	V		
Flash memory data retention time	20* <sup>3</sup>		—	year	Average T <sub>A</sub> = + 85°C	

\*1:  $T_A$  = + 25°C,  $V_{CC}$  = 5.0 V, 100000 cycles

\*2:  $T_A$  = + 85°C,  $V_{CC}$  = 3.0 V, 100000 cycles

\*3: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).













<sup>(</sup>Continued)









# **Document History**

Document Title: MB95260H/270H/280H Series New 8FX 8-bit Microcontrollers Document Number: 002-07516						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	_	AKIH	07/04/2011	Migrated to Cypress and assigned document number 002-07516. No change to document contents or format.		
*A	5199019	AKIH	04/04/2016	Updated to Cypress format.		