E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	20KB (20K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	496 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f264kpf-g-sne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Part number							
	MB95F282H	MB95F283H	MB95F284H	MB95F282K	MB95F283K	MB95F284K	
Parameter							
Watch prescaler	Eight different time	e intervals can be s	selected.				
Flash memory	 It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of program/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory 						
Standby mode	Sleep mode, stop	mode, watch mode	e, time-base timer r	node			
Package	LCC-32P-M19 DIP-16P-M06 FPT-16P-M06						



3. Differences among Products and Notes on Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "24. Electrical Characteristics".

Package

For details of information on each package, see "2. Packages and Corresponding Products" and "28. Package Dimension".

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "24. Electrical Characteristics".

On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and 1 serial-wire be connected to an evaluation tool. In addition, if the Flash memory data has to be updated, the PF2/RST pin must also be connected to the same evaluation tool.







5. Pin Description (MB95260H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function				
1	PF1	P	General-purpose I/O port				
	X1	В	Main clock I/O oscillation pin				
2	PF0	P	General-purpose I/O port				
2	X0	В	Main clock input oscillation pin				
3	Vss	_	Power supply pin (GND)				
4	PG2	C	General-purpose I/O port				
4	X1A		Subclock I/O oscillation pin				
5	PG1	C	General-purpose I/O port				
5	X0A		Subclock input oscillation pin				
6	Vcc	—	Power supply pin				
7	С	—	Capacitor connection pin				
	PF2		General-purpose I/O port				
8	RST	A	Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H.				
9	P63	D	General-purpose I/O port High-current pin				
	TO11		8/16-bit composite timer ch. 1 output pin				
10	P62	D	General-purpose I/O port High-current pin				
	TO10		8/16-bit composite timer ch. 1 output pin				
11	NC	_	It is an internally connected pin. Always leave it unconnected.				
12	NC	—	It is an internally connected pin. Always leave it unconnected.				
13	NC	—	It is an internally connected pin. Always leave it unconnected.				
14	NC	—	It is an internally connected pin. Always leave it unconnected.				
15	P00	E	General-purpose I/O port				
15	AN00		A/D converter analog input pin				
16	P64	D	General-purpose I/O port				
	EC1		8/16-bit composite timer ch. 1 clock input pin				
17	P01	Е	General-purpose I/O port				
	AN01		A/D converter analog input pin				
	P02		General-purpose I/O port				
19	INT02		External interrupt input pin				
	AN02		A/D converter analog input pin				
	SCK		LIN-UART clock I/O pin				
	P03		General-purpose I/O port				
10	INT03	F	External interrupt input pin				
	AN03		A/D converter analog input pin				
	SOT		LIN-UART data output pin				



10. Pin Description (MB95280H Series, 16 pins)

Pin no.	Pin name	I/O circuit type*	Function			
1	PF0	P	General-purpose I/O port			
1	X0	В	Main clock input oscillation pin			
2	PF1	P	General-purpose I/O port			
2	X1	В	Main clock I/O oscillation pin			
3	V _{SS}	—	Power supply pin (GND)			
4	PG2	C	General-purpose I/O port			
4	X1A	C	Subclock I/O oscillation pin			
5	PG1	C	General-purpose I/O port			
5	X0A		Subclock input oscillation pin			
6	V _{CC}	—	Power supply pin			
	PF2		General-purpose I/O port			
7	RST	A	Reset pin This pin is a dedicated reset pin in MB95F282H/F283H/F284H.			
8	С		Capacitor connection pin			
	P02		General-purpose I/O port			
9 INT02 AN02			External interrupt input pin			
			A/D converter analog input pin			
	SCK		LIN-UART clock I/O pin			
10	P01	E	General-purpose I/O port			
10	AN01		A/D converter analog input pin			
	P03		General-purpose I/O port			
11	INT03	E	External interrupt input pin			
	AN03		A/D converter analog input pin			
	SOT		LIN-UART data output pin			
	P04		General-purpose I/O port			
	INT04		External interrupt input pin			
12	AN04	F	A/D converter analog input pin			
	SIN		LIN-UART data input pin			
	EC0		8/16-bit composite timer ch. 0 clock input pin			



16. Block Diagram (MB95280H Series)





17. CPU Core

Memory Space

The memory space of the MB95260H/270H/280H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95260H/270H/280H Series are shown below.

Memory Maps







Address	Register abbreviation	Register name	R/W	Initial value
0F81 _H	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B
0F83 _H	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B
0F89 _H to 0F91 _H	_	(Disabled)	_	—
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 _B
0F98 _H	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 _B
0F99 _H	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 _B
0F9A _H	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 _B
0F9B _H	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 _B
0F9C _H to 0FBB _H	_	(Disabled)	—	_
0FBC _H	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 _B
0FBD _H	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 _B
0FBE _H to 0FC2 _H	_	(Disabled)		—
0FC3 _H	AIDRL	A/D input disable register (Lower)	R/W	00000000 _B
0FC4 _H to 0FE3 _H	_	(Disabled)	_	—
0FE4 _H	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX _B
0FE5 _H	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX _B



20. I/O Map (MB95280H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H		(Disabled)	—	—
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H		(Disabled)	_	_
0007 _H	SYCC	System clock control register	R/W	0000X011 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R/W	000XXXXX _B
000A _H	TBTC	Time-base timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00XX0000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H to 0015 _H	_	(Disabled)	_	—
0016 _H	_	(Disabled)	_	—
0017 _H		(Disabled)	-	_
0018 _H to 0027 _H	_	(Disabled)	_	_
0028 _H	PDRF	Port F data register	R/W	00000000 _B
0029 _H	DDRF	Port F direction register	R/W	00000000 _B
002A _H	PDRG	Port G data register	R/W	00000000 _B
002B _H	DDRG	Port G direction register	R/W	00000000 _B
002C _H	PUL0	Port 0 pull-up register	R/W	00000000 _B
002D _H to 0034 _H	_	(Disabled)	_	_
0035 _H	PULG	Port G pull-up register	R/W	00000000 _B
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 _B
0038 _H	_	(Disabled)	—	—
0039 _H		(Disabled)	_	
003A _H to 0048 _H	_	(Disabled)	_	_
0049 _H	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 _B





Address	Register abbreviation	Register name	R/W	Initial value
004A _H	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 _B
004B _H	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 _B
004C _H to 004F _H	_	(Disabled)		_
0050 _H	SCR	LIN-UART serial control register	R/W	00000000 _B
0051 _H	SMR	LIN-UART serial mode register	R/W	00000000 _B
0052 _H	SSR	LIN-UART serial status register	R/W	00001000 _B
0053 _H	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 _B
0054 _H	ESCR	LIN-UART extended status control register	R/W	00000100 _B
0055 _H	ECCR	LIN-UART extended communication control register	R/W	000000XX _B
0056 _H to 006B _H	_	(Disabled)	_	_
006C _H	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 _B
006D _H	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 _B
006E _H	ADDH	8/10-bit A/D converter data register upper	R/W	00000000 _B
006F _H	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 _B
0070 _H	_	(Disabled)	—	_
0071 _H	FSR2	Flash memory status register 2	R/W	00000000 _B
0072 _H	FSR	Flash memory status register	R/W	000X0000 _B
0073 _H	SWRE0	Flash memory sector write control register 0	R/W	00000000 _B
0074 _H	FSR3	Flash memory status register 3	R	0000XXXX _B
0075 _H		(Disabled)	_	
0076 _H	WREN	Wild register address compare enable register	R/W	00000000 _B
0077 _H	WROR	Wild register data test setting register	R/W	00000000 _B
0078 _H		Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	ILR3	Interrupt level setting register 3	R/W	11111111 _B
007D _H	ILR4	Interrupt level setting register 4	R/W	11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H	—	(Disabled)	-	_





Address	Register abbreviation	Register name	R/W	Initial value
0F80 _H	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	00000000 _B
0F81 _H	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B
0F83 _H	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	0000000 _B
0F87 _H	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	0000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B
0F89 _H to 0F91 _H	_	(Disabled)	_	
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	_	(Disabled)	_	—
0F98 _H		(Disabled)		
0F99 _H	_	(Disabled)	_	
0F9A _H	_	(Disabled)	_	_
0F9B _H	_	(Disabled)	—	_
0F9C _H to 0FBB _H	—	(Disabled)	_	_
0FBC _H	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 _B
0FBD _H	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 _B
0FBE _H to 0FC2 _H	_	(Disabled)		_
0FC3 _H	AIDRL	A/D input disable register (Lower)	R/W	00000000 _B
0FC4 _H to 0FE3 _H	_	(Disabled)	_	—
0FE4 _H	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX _B
0FE5 _H	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX _B



23. Interrupt Source Table (MB95280H Series)

	Interrupt re	Vector tab	le address	Dit nome of	Priority order of in-
Interrupt source	quest num- ber	Upper	Lower	interrupt level setting register	the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA _H	FFFB _H	L00 [1:0]	Hiah
External interrupt ch. 5	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]	
External interrupt ch. 2		EEEA		1.02 [1:0]	1 1
External interrupt ch. 6		FFF0H	FFF/H	L02 [1.0]	
External interrupt ch. 3				1.02 [1:0]	
External interrupt ch. 7	- IRQ03	ггг4 _Н	гггэ _Н	LU3 [1.0]	
—	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE _H	FFEF _H	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFEC _H	FFED _H	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEA _H	FFEB _H	L08 [1:0]	
—	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]	
—	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
—	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
_	IRQ14	FFDE _H	FFDF _H	L14 [1:0]	
_	IRQ15	FFDC _H	FFDD _H	L15 [1:0]	
_	IRQ16	FFDA _H	FFDB _H	L16 [1:0]	
—	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]] 🖌
_	IRQ22	FFCE _H	FFCF _H	L22 [1:0]	
Flash memory	IRQ23	FFCC _H	FFCD _H	L23 [1:0]	Low



24. Electrical Characteristics

24.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks		
i arameter	Gymbol	Min	Max	Onic	Nelliarko		
Power supply voltage*1	V _{CC}	V _{SS} - 0.3	V _{SS} + 6	V			
Input voltage*1	VI	V _{SS} - 0.3	V _{SS} + 6	V	*2		
Output voltage*1	Vo	V _{SS} - 0.3	V _{SS} + 6	V	*2		
Maximum clamp current	I _{CLAMP}	- 2	+ 2	mA	Applicable to specific pins ^{*3}		
Total maximum clamp current	ΣII _{CLAMP} I	_	20	mA	Applicable to specific pins ^{*3}		
"L" level maximum output	I _{OL1}		15	m۵	Other than P05, P06, P62 and P63 ^{*4}		
current	I _{OL2}		15		P05, P06, P62 and P63 ^{*4}		
"L" level average current	I _{OLAV1}		4	mA	Other than P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin)		
	I _{OLAV2}		12		P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin)		
"L" level total maximum output current	ΣI _{OL}	_	100	mA			
"L" level total average output current	ΣΙ _{ΟLAV}	_	50	mA	Total average output current= operating current × operating ratio (Total number of pins)		
"H" level maximum output	I _{OH1}		- 15	m۸	Other than P05, P06, P62 and P63 ^{*4}		
current	I _{OH2}		- 15		P05, P06, P62 and P63 ^{*4}		
"H" level average current	I _{OHAV1}		- 4	mA	Other than P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin)		
	I _{OHAV2}		- 8		P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin)		
"H" level total maximum output current	ΣI _{OH}		- 100	mA			
"H" level total average output current	ΣΙ _{ΟΗΑΥ}	_	- 50	mA	Total average output current= operating current ´ operating ratio (Total number of pins)		
Power consumption	Pd	_	320	mW			
Operating temperature	T _A	- 40	+ 85	°C			
Storage temperature	Tstg	- 55	+ 150	°C			



24.2 Recommended Operating Conditions

 $(V_{SS} = 0.0 V)$

Parameter	Symbol	Value		Unit	Remarks			
raiametei	Symbol	Min	Max	Onit	itenial KS			
		2.4* ^{1*2}	5.5* ¹		In normal operation	Other than on chin dobug mode		
Power supply voltage	V _{CC}	2.3	5.5	V	Hold condition in stop mode			
		2.9	5.5	v	In normal operation	On chin dohug modo		
		2.3	5.5		Hold condition in stop mode			
Smoothing capacitor	C _S	0.022	1	μF	*3	-		
Operating temperature	т	-40	+ 85	ŝ	Other than on-chip debug mode			
	ΙA	+ 5	+ 35	On-chip debug mode				

*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

*2: The value is 2.88 V when the low-voltage detection reset is used.

*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S. For the connection to a smoothing capacitor C_S, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



Parameter	Symbol	Pin name	Condition	Value			Unit	Pomarks
i arameter	Symbol		Condition	Min	Тур	Max	Unit	Remarks
			V _{CC} = 5.5 V F _{CH} = 32 MHz		13	17	mA	Except during Flash memory programming and erasing
	ICC		H _{MP} = 16 MHZ Main clock mode (divided by 2)		33.5	39.5	mA	During Flash memory programming and erasing
				_	15	21	mA	At A/D conversion
Power supply current* ⁴	I _{CCS}	V _{CC} (External clock operation)	$V_{CC} = 5.5 V$ $F_{CH} = 32 MHz$ $F_{MP} = 16 MHz$ Main sleep mode (divided by 2)	_	5.5	9	mA	
	I _{CCL}		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_{A} = + 25^{\circ}\text{C}$	_	65	153	μA	
	I _{CCLS}		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subsleep mode (divided by 2) $T_{A} = + 25^{\circ}\text{C}$	_	10	84	μA	
	I _{CCT}		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_A = + 25^{\circ}C$	_	5	30	μΑ	
	I _{CCMCR}	V	V_{CC} = 5.5 V F_{CRH} = 10 MHz F_{MP} = 10 MHz Main CR clock mode	_	8.6	_	mA	
	I _{CCSCR}	vcc	$V_{CC} = 5.5 V$ Sub-CR clock mode (divided by 2) $T_A = +25^{\circ}C$	_	110	410	μΑ	

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$



24.4 AC Characteristics

24.4.1 Clock Timing

 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Value			Unit	Bomorko	
Farameter			Condition	Min	Тур	Max	Unit	Reliidiks	
Clock frequency	F _{CH}	X0, X1	—	1	_	16.25	MHz	When the main oscillation circuit is used	
		X0	X1 : open	1	-	12	MHz	When the main external clock is used	
		X0, X1	*1	1	-	32.5	MHz		
	F _{CRH}			9.7	10	10.3	MHz	When the main CR clock is used* ²	
				7.76	8	8.24	MHz	$3.3 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}(-40 \text{ °C} \le \text{T}_{\text{A}} \le +40 \text{ °C})$	
				0.97	1	1.03	MHz	$2.4 \text{ V} \le \text{Vcc} < 3.3 \text{ V}(0 \text{ °C} \le 1_{\text{A}} \le +40 \text{ °C})$	
				9.55	10	10.45	MHz	\mathbb{N}^{\prime}	
				7.64	8	8.36	MHz	When the main CR clock is used ^{*2} $3.3 \text{ V} \le \text{Vcc} \le 5.5 \text{ V} (+40 \text{ °C} < T_{\text{A}} \le +85 \text{ °C})$	
				0.955	1	1.045	MHz		
				9.5	10	10.5	MHz	When the main CR clock is used* ²	
				7.6	8	8.4	MHz	2.4 V \leq Vcc < 3.3 V (-40 °C \leq T _A < 0 °C, + 40 °C < T _A \leq + 85 °	
				0.95	1	1.05	MHz		
				9.7	10	10.3	MHz	When the main CD cleak is used *3	
				7.76	8	8.24	MHz	Vinen the main CR clock is used ^{**} 2.4 V ≤ Vcc ≤ 5.5 V(0 °C ≤ T_{Δ} ≤ + 40 °C)	
				0.97	1	1.03	MHz		
				9.5	10	10.5	MHz	When the main CR clock is used* ³	
				7.6	8	8.4	MHz	$2.4 V \le Vcc \le 5.5 V$	
				0.95	1	1.05	MHz	$(-40^{\circ}C \le I_A < 0^{\circ}C, +40^{\circ}C < I_A \le +85^{\circ}C)$	
	F _{CL}	X0A, X1A	_	_	32.768	_	kHz	When the sub oscillation circuit is used	
				_	32.768	_	kHz	When the sub-external clock is used	
	F _{CRL}	—	—	50	100	200	kHz	When the sub CR clock is used	
Clock cycle time	t _{HCYL}	X0, X1		61.5	_	1000	ns	When the main oscillation circuit is used	
		X0	X1 : open	83.4		1000	ns	When the external clock is used	
		X0, X1	*1	30.8	_	1000	ns		
	t _{LCYL}	X0A, X1A		_	30.5	_	μs	When the subclock is used	



24.4.5 Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin namo	Value		Unit
Falameter	Symbol	Fill hame	Min	Max	Unit
Peripheral input "H" pulse width	t _{ILIH}	INITO2 to INITO7*2,*3 EC0*2 EC1*4	2 t _{MCLK} *1	_	ns
Peripheral input "L" pulse width	t _{IHIL}		2 t _{MCLK} *1	_	ns

*1: See "24.4.2. Source Clock / Machine Clock" for $t_{\mbox{MCLK}}.$

*3: INT02, INT03, INT05 and INT07 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H /F283K/F284H/F284K.

*4: EC1 is only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.



^{*2:} INT04, INT06 and EC0 are available in all products.



Sampling is executed at the falling edge of the sampling clock*1, and serial clock delay is disabled*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0) $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

			1 00	33	, A	/
Parameter	Symbol	Pin name	Condition	Va	11:0:4	
Farameter			Condition	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCK		5 t _{MCLK} * ³	—	ns
$SCK \uparrow \to SOT \text{ delay time}$	t _{SHOVI}	SCK, SOT	Internal clock	- 95	+ 95	ns
$\text{Valid SIN} \rightarrow \text{SCK} \downarrow$	t _{IVSLI}	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	t _{MCLK} * ³ + 190	_	ns
$\text{SCK} \downarrow \rightarrow \text{valid SIN}$ hold time	t _{SLIXI}	SCK, SIN		0	—	ns
Serial clock "H" pulse width	t _{SHSL}	SCK		3 t _{MCLK} * ³ - t _R	_	ns
Serial clock "L" pulse width	t _{SLSH}	SCK		t _{MCLK} * ³ + 95		ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVE}	SCK, SOT	External clock operation output pin: C _L = 80 pF + 1 TTL		2 t _{MCLK} * ³ + 95	ns
$Valid\;SIN\toSCK{\downarrow}$	t _{IVSLE}	SCK, SIN		190		ns
$\text{SCK} \downarrow \rightarrow \text{valid SIN}$ hold time	t _{SLIXE}	SCK, SIN		t _{MCLK} * ³ + 95	_	ns
SCK fall time	t _F	SCK		—	10	ns
SCK rise time	t _R	SCK		—	10	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "24.4.2. Source Clock / Machine Clock" for $t_{\mbox{MCLK}}$



24.5.3 Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") of the same device.

Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





20-pin plastic SOP	Lead pitch	1.27 mm
	Package width \times package length	7.50 mm × 12.70 mm
	Lead shape	Gullwing
A STAT	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	2.65 mm Max
(FPT-20P-M09)		



⁽Continued)