

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	20KB (20K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	496 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f264kpft-g-sne2

(Continued)

Part number Parameter	MB95F262H	MB95F263H	MB95F264H	MB95F262K	MB95F263K	MB95F264K
Watch prescaler	Eight different time intervals can be selected.					
Flash memory	<ul style="list-style-type: none"> • It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands. • It has a flag indicating the completion of the operation of Embedded Algorithm. • Number of program/erase cycles: 100000 • Data retention time: 20 years • Flash security feature for protecting the content of the Flash memory 					
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode					
Package	DIP-24P-M07 LCC-32P-M19 FPT-20P-M09 FPT-20P-M10					

3. Differences among Products and Notes on Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write.

For details of current consumption, see “24. Electrical Characteristics”.

Package

For details of information on each package, see “2. Packages and Corresponding Products” and “28. Package Dimension”.

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see “24. Electrical Characteristics”.

On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and 1 serial-wire be connected to an evaluation tool. In addition, if the Flash memory data has to be updated, the PF2/RST pin must also be connected to the same evaluation tool.

10. Pin Description (MB95280H Series, 16 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	B	General-purpose I/O port
	X0		Main clock input oscillation pin
2	PF1	B	General-purpose I/O port
	X1		Main clock I/O oscillation pin
3	V _{SS}	—	Power supply pin (GND)
4	PG2	C	General-purpose I/O port
	X1A		Subclock I/O oscillation pin
5	PG1	C	General-purpose I/O port
	X0A		Subclock input oscillation pin
6	V _{CC}	—	Power supply pin
7	PF2	A	General-purpose I/O port
	$\overline{\text{RST}}$		Reset pin This pin is a dedicated reset pin in MB95F282H/F283H/F284H.
8	C	—	Capacitor connection pin
9	P02	E	General-purpose I/O port
	INT02		External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
10	P01	E	General-purpose I/O port
	AN01		A/D converter analog input pin
11	P03	E	General-purpose I/O port
	INT03		External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin
12	P04	F	General-purpose I/O port
	INT04		External interrupt input pin
	AN04		A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin






(Continued)

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
13	P05	E	General-purpose I/O port High-current pin
	INT05		External interrupt input pin
	AN05		A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 clock input pin
14	P06	G	General-purpose I/O port High-current pin
	INT06		External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 clock input pin
15	P07	G	General-purpose I/O port
	INT07		External interrupt input pin
16	P12	H	General-purpose I/O port
	EC0		8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

*: For the I/O circuit types, see "11. I/O Circuit Type".

(Continued)

Type	Circuit	Remarks
D		<ul style="list-style-type: none"> • CMOS output • Hysteresis input
E		<ul style="list-style-type: none"> • CMOS output • Hysteresis input • Pull-up control available
F		<ul style="list-style-type: none"> • CMOS output • Hysteresis input • CMOS input • Pull-up control available
G		<ul style="list-style-type: none"> • Hysteresis input • CMOS output • Pull-up control available
H		<ul style="list-style-type: none"> • N-ch open drain output • Hysteresis input

12. Notes on Device Handling

Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in “24.1 Absolute Maximum Ratings” of “24. Electrical Characteristics” is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

13. Pin Connection

Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The DBG pin should not stay at “L” level after power-on until the reset output is released.

\overline{RST} pin

Connect the \overline{RST} pin directly to an external pull-up resistor.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The PF2/ \overline{RST} pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/ \overline{RST} pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.


C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.


DBG/ \overline{RST} /C pins connection diagram



15. Block Diagram (MB95270H Series)



16. Block Diagram (MB95280H Series)



Note: Pins in parentheses indicate that functions of those pins are shared among different resources.

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FE6 _H , 0FE7 _H	—	(Disabled)	—	—
0FE8 _H	SYSC	System configuration register	R/W	11000011 _B
0FE9 _H	CMCR	Clock monitoring control register	R/W	00000000 _B
0FEA _H	CMDR	Clock monitoring data register	R/W	00000000 _B
0FEB _H	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX _B
0FEC _H	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX _B
0FED _H	—	(Disabled)	—	—
0FEE _H	ILSR	Input level select register	R/W	00000000 _B
0FEF _H to 0FFF _H	—	(Disabled)	—	—

R/W access symbols

R/W : Readable / Writable

R : Read only

Initial value symbols

0 : The initial value of this bit is "0".

1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

Address	Register abbreviation	Register name	R/W	Initial value
0F83 _H	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B
0F89 _H to 0F91 _H	—	(Disabled)	—	—
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	—	(Disabled)	—	—
0F98 _H	—	(Disabled)	—	—
0F99 _H	—	(Disabled)	—	—
0F9A _H	—	(Disabled)	—	—
0F9B _H	—	(Disabled)	—	—
0F9C _H to 0FBB _H	—	(Disabled)	—	—
0FBC _H	—	(Disabled)	—	—
0FBD _H	—	(Disabled)	—	—
0FBE _H to 0FC2 _H	—	(Disabled)	—	—
0FC3 _H	AIDRL	A/D input disable register (Lower)	R/W	00000000 _B
0FC4 _H to 0FE3 _H	—	(Disabled)	—	—
0FE4 _H	CRTTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX _B
0FE5 _H	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX _B
0FE6 _H , 0FE7 _H	—	(Disabled)	—	—
0FE8 _H	SYSC	System configuration register	R/W	11000011 _B

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
004A _H	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 _B
004B _H	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 _B
004C _H to 004F _H	—	(Disabled)	—	—
0050 _H	SCR	LIN-UART serial control register	R/W	00000000 _B
0051 _H	SMR	LIN-UART serial mode register	R/W	00000000 _B
0052 _H	SSR	LIN-UART serial status register	R/W	00001000 _B
0053 _H	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 _B
0054 _H	ESCR	LIN-UART extended status control register	R/W	00000100 _B
0055 _H	ECCR	LIN-UART extended communication control register	R/W	000000XX _B
0056 _H to 006B _H	—	(Disabled)	—	—
006C _H	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 _B
006D _H	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 _B
006E _H	ADDH	8/10-bit A/D converter data register upper	R/W	00000000 _B
006F _H	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 _B
0070 _H	—	(Disabled)	—	—
0071 _H	FSR2	Flash memory status register 2	R/W	00000000 _B
0072 _H	FSR	Flash memory status register	R/W	000X0000 _B
0073 _H	SWRE0	Flash memory sector write control register 0	R/W	00000000 _B
0074 _H	FSR3	Flash memory status register 3	R	0000XXXX _B
0075 _H	—	(Disabled)	—	—
0076 _H	WREN	Wild register address compare enable register	R/W	00000000 _B
0077 _H	WROR	Wild register data test setting register	R/W	00000000 _B
0078 _H	—	Mirror of register bank pointer (RP) and direct bank pointer (DP)	—	—
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	ILR3	Interrupt level setting register 3	R/W	11111111 _B
007D _H	ILR4	Interrupt level setting register 4	R/W	11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H	—	(Disabled)	—	—

(Continued)


22. Interrupt Source Table (MB95270H Series)

Interrupt source	Interrupt request number	Vector table address		Bit name of interrupt level setting register	Priority order of interrupt sources of the same level (occurring simultaneously)
		Upper	Lower		
External interrupt ch. 4	IRQ00	FFFA _H	FFFB _H	L00 [1:0]	<div>High</div> <div>↑</div> <div>↓</div> <div>Low</div>
—	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]	
—	IRQ02	FFF6 _H	FFF7 _H	L02 [1:0]	
External interrupt ch. 6					
—	IRQ03	FFF4 _H	FFF5 _H	L03 [1:0]	
—					
—	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE _H	FFEF _H	L06 [1:0]	
—	IRQ07	FFEC _H	FFED _H	L07 [1:0]	
—	IRQ08	FFEA _H	FFEB _H	L08 [1:0]	
—	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]	
—	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
—	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
—	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
—	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
—	IRQ14	FFDE _H	FFDF _H	L14 [1:0]	
—	IRQ15	FFDC _H	FFDD _H	L15 [1:0]	
—	IRQ16	FFDA _H	FFDB _H	L16 [1:0]	
—	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
—	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
—	IRQ22	FFCE _H	FFCF _H	L22 [1:0]	
Flash memory	IRQ23	FFCC _H	FFCD _H	L23 [1:0]	


24.4.7 Low-voltage Detection

($V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)


Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Release voltage	V_{DL+}	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V_{DL-}	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V_{HYS}	70	100	—	mV	
Power supply start voltage	V_{off}	—	—	2.3	V	
Power supply end voltage	V_{on}	4.9	—	—	V	
Power supply voltage change time (at power supply rise)	t_r	3000	—	—	μs	Slope of power supply that the reset release signal generates within the rating (V_{DL+})
Power supply voltage change time (at power supply fall)	t_f	300	—	—	μs	Slope of power supply that the reset detection signal generates within the rating (V_{DL-})
Reset release delay time	t_{d1}	—	—	300	μs	
Reset detection delay time	t_{d2}	—	—	20	μs	




$I_{CCLS} - V_{CC}$
 $T_A = +25^\circ\text{C}$ $F_{MPL} = 16\text{ kHz}$ (divided by 2)
 Subsleep mode with the external clock operating




$I_{CCLS} - T_A$
 $V_{CC} = 5.5\text{ V}$ $F_{MPL} = 16\text{ kHz}$ (divided by 2)
 Subsleep mode with the external clock operating




$I_{CCT} - V_{CC}$
 $T_A = +25^\circ\text{C}$ $F_{MPL} = 16\text{ kHz}$ (divided by 2)
 Watch mode with the external clock operating




$I_{CCT} - T_A$
 $V_{CC} = 5.5\text{ V}$ $F_{MPL} = 16\text{ kHz}$ (divided by 2)
 Watch mode with the external clock operating



$I_{CTS} - V_{CC}$
 $T_A = +25^\circ\text{C}$ $F_{MP} = 2, 4, 8, 10, 16\text{ MHz}$ (divided by 2)
 Time-base timer mode with the external clock operating





$I_{CTS} - T_A$
 $V_{CC} = 5.5\text{ V}$ $F_{MP} = 10, 16\text{ MHz}$ (divided by 2)
 Time-base timer mode with the external clock operating




(Continued)


28. Package Dimension

<div style="text-align: center;"> <p>24-pin plastic SDIP</p>  <p>(DIP-24P-M07)</p> </div>	Lead pitch	1.778 mm
	Package width × package length	6.40 mm × 22.86 mm
	Sealing method	Plastic mold
	Mounting height	4.80 mm Max





(Continued)

<p>16-pin plastic DIP</p>  <p>(DIP-16P-M06)</p>	Lead pitch	2.54 mm
	Sealing method	Plastic mold





(Continued)

<p>16-pin plastic SOP</p>  <p>(FPT-16P-M06)</p>	Lead pitch	1.27 mm
	Package width × package length	5.3 × 10.15 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	2.25 mm MAX
	Weight	0.20 g
	Code (Reference)	P-SOP16-5.3×10.15-1.27



(Continued)

<p>8-pin plastic DIP</p>  <p>(DIP-8P-M03)</p>	Lead pitch	2.54 mm
	Sealing method	Plastic mold



(Continued)

Document History

Document Title: MB95260H/270H/280H Series New 8FX 8-bit Microcontrollers Document Number: 002-07516				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	07/04/2011	Migrated to Cypress and assigned document number 002-07516. No change to document contents or format.
*A	5199019	AKIH	04/04/2016	Updated to Cypress format.