

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Program Memory Type EEPROM Size	-
RAM Size	496 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP



(Continued)							
Part number Parameter	MB95F262H	MB95F263H	MB95F264H	MB95F262K	MB95F263K	MB95F264K	
Watch prescaler	Eight different time	e intervals can be s	selected.				
IFIGER MAMORY	<ul> <li>It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Number of program/erase cycles: 100000</li> <li>Data retention time: 20 years</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>						
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode						
Package	DIP-24P-M07 LCC-32P-M19 FPT-20P-M09 FPT-20P-M10						



## 3. Differences among Products and Notes on Product Selection

### **Current consumption**

When using the on-chip debug function, take account of the current consumption of flash erase/write.

For details of current consumption, see "24. Electrical Characteristics".

#### **Package**

For details of information on each package, see "2. Packages and Corresponding Products" and "28. Package Dimension".

### Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "24. Electrical Characteristics".

### On-chip debug function

The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and 1 serial-wire be connected to an evaluation tool. In addition, if the Flash memory data has to be updated, the PF2/RST pin must also be connected to the same evaluation tool.

Document Number: 002-07516 Rev. \*A Page 10 of 92



# 10. Pin Description (MB95280H Series, 16 pins)

Pin no.	Pin name	I/O circuit type*	Function		
4	PF0	В	General-purpose I/O port		
1 X0		В	Main clock input oscillation pin		
2	PF1		General-purpose I/O port		
2 X1		В	Main clock I/O oscillation pin		
3	V <sub>SS</sub>	_	Power supply pin (GND)		
4	PG2	С	General-purpose I/O port		
4	X1A		Subclock I/O oscillation pin		
5	PG1	С	General-purpose I/O port		
5	X0A		Subclock input oscillation pin		
6	V <sub>CC</sub>	_	Power supply pin		
	PF2		General-purpose I/O port		
7 RST		А	Reset pin This pin is a dedicated reset pin in MB95F282H/F283H/F284H.		
8	С	_	Capacitor connection pin		
	P02		General-purpose I/O port		
9	INT02 E		External interrupt input pin		
9 –	AN02	7 - 5	A/D converter analog input pin		
	SCK		LIN-UART clock I/O pin		
10	P01	E	General-purpose I/O port		
10	AN01		A/D converter analog input pin		
	P03		General-purpose I/O port		
11	INT03	E	External interrupt input pin		
''	AN03		A/D converter analog input pin		
	SOT		LIN-UART data output pin		
	P04		General-purpose I/O port		
	INT04		External interrupt input pin		
12	AN04	F	A/D converter analog input pin		
	SIN		LIN-UART data input pin		
	EC0		8/16-bit composite timer ch. 0 clock input pin		

(Continued)


Document Number: 002-07516 Rev. \*A Page 22 of 92



Pin no.	Pin name	I/O circuit type*	Function	
	P05		General-purpose I/O port High-current pin	
13	INT05	E	External interrupt input pin	
	AN05	7	A/D converter analog input pin	
	TO00		8/16-bit composite timer ch. 0 clock input pin	
	P06	_	General-purpose I/O port High-current pin	
14	INT06	G	External interrupt input pin	
	TO01		8/16-bit composite timer ch. 0 clock input pin	
15	P07	-	General-purpose I/O port	
15	15 INT07 G		External interrupt input pin	
	P12		General-purpose I/O port	
16	16 EC0 H		8/16-bit composite timer ch. 0 clock input pin	
	DBG		DBG input pin	

<sup>\*:</sup> For the I/O circuit types, see "11. I/O Circuit Type".







## 12. Notes on Device Handling

#### Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than  $V_{CC}$  or a voltage lower than  $V_{SS}$  is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "24.1 Absolute Maximum Ratings" of "24. Electrical Characteristics" is applied to the  $V_{CC}$  pin or the  $V_{SS}$  pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

### Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the  $V_{CC}$  power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in  $V_{CC}$  ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard  $V_{CC}$  value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### 13. Pin Connection

#### Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{CC}$  pin and the  $V_{SS}$  pin to the power supply and ground outside the device. In addition, connect the current supply source to the  $V_{CC}$  pin and the  $V_{SS}$  pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu F$  as a bypass capacitor between the  $V_{CC}$  pin and the  $V_{SS}$  pin at a location close to this device.

#### DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the  $V_{CC}$  or  $V_{SS}$  pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### RST pin

Connect the RST pin directly to an external pull-up resistor.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the  $\overline{RST}$  pin and the  $V_{CC}$  or  $V_{SS}$  pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.




## C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the  $V_{CC}$  pin must have a capacitance larger than  $C_S$ . For the connection to a smoothing capacitor  $C_S$ , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and  $C_S$  and the distance between  $C_S$  and the  $V_{SS}$  pin when designing the layout of a printed circuit board.






# 15. Block Diagram (MB95270H Series)





## 16. Block Diagram (MB95280H Series)





Address	Register abbreviation	Register name		Initial value
0FE6 <sub>H</sub> , 0FE7 <sub>H</sub>	_	(Disabled)	_	_
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	00000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (Upper)		XXXXXXXX <sub>B</sub>
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX <sub>B</sub>
0FED <sub>H</sub>	_	(Disabled)	_	_
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	00000000 <sub>B</sub>
OFEF <sub>H</sub> to OFFF <sub>H</sub>	_	(Disabled)	_	_

## R/W access symbols

R/W : Readable / Writable

R : Read only

## Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.



Address	Register abbreviation	Register name	R/W	Initial value
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (Upper) ch. 1		00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	_	(Disabled)	_	_
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub>	_	(Disabled)	_	_
0F98 <sub>H</sub>	_	(Disabled)		_
0F99 <sub>H</sub>	_	(Disabled)		_
0F9A <sub>H</sub>	_	(Disabled)	_	_
0F9B <sub>H</sub>	_	(Disabled)	_	_
0F9C <sub>H</sub> to 0FBB <sub>H</sub>	_	(Disabled)		_
0FBC <sub>H</sub>	_	(Disabled)		_
0FBD <sub>H</sub>	_	(Disabled)	_	_
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	_	(Disabled)	_	_
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (Lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	_	(Disabled)		_
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX <sub>B</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX <sub>B</sub>
0FE6 <sub>H</sub> , 0FE7 <sub>H</sub>	_	(Disabled)		_
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>



Address	Register abbreviation	Register name		Initial value
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4/ch. 5		00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> to 004F <sub>H</sub>	_	(Disabled)	_	_
0050 <sub>H</sub>	SCR	LIN-UART serial control register	R/W	00000000 <sub>B</sub>
0051 <sub>H</sub>	SMR	LIN-UART serial mode register	R/W	00000000 <sub>B</sub>
0052 <sub>H</sub>	SSR	LIN-UART serial status register	R/W	00001000 <sub>B</sub>
0053 <sub>H</sub>	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 <sub>B</sub>
0054 <sub>H</sub>	ESCR	LIN-UART extended status control register	R/W	00000100 <sub>B</sub>
0055 <sub>H</sub>	ECCR	LIN-UART extended communication control register	R/W	000000XX <sub>B</sub>
0056 <sub>H</sub> to 006B <sub>H</sub>	_	(Disabled)	_	_
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2		00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register upper		00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register lower	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub>	_	(Disabled)		_
0071 <sub>H</sub>	FSR2	Flash memory status register 2	R/W	00000000 <sub>B</sub>
0072 <sub>H</sub>	FSR	Flash memory status register		000X0000 <sub>B</sub>
0073 <sub>H</sub>	SWRE0	Flash memory sector write control register 0		00000000 <sub>B</sub>
0074 <sub>H</sub>	FSR3	Flash memory status register 3		0000XXXX <sub>B</sub>
0075 <sub>H</sub>	_	(Disabled)	_	_
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>		Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1		11111111 <sub>B</sub>
007B <sub>H</sub>	ILR2	Interrupt level setting register 2		11111111 <sub>B</sub>
007C <sub>H</sub>	ILR3	Interrupt level setting register 3		11111111 <sub>B</sub>
007D <sub>H</sub>	ILR4	Interrupt level setting register 4		11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5		11111111 <sub>B</sub>
007F <sub>H</sub>	_	(Disabled)		_



# 22. Interrupt Source Table (MB95270H Series)

		Vector tak	ole address	<b>D</b> ''	Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA <sub>H</sub>	FFFB <sub>H</sub>	L00 [1:0]	High
_	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	]g
_	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	<b>↑</b>
External interrupt ch. 6	111002	TTTOH	'''''H	L02 [1.0]	
_	IRQ03	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]	
<del>-</del>			оп	200 [0]	<u> </u>
_	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ06	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]	
_	IRQ07	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]	
_	IRQ08	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	
_	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
_	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]	
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	_
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
_	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
_	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	
_	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	<b>1</b> ↓
_	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	<b>▼</b>
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	Low


Document Number: 002-07516 Rev. \*A Page 45 of 92




## 24.4.7 Low-voltage Detection


 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Symbol		Value		Unit	Remarks
Parameter	Syllibol	Min	Тур	Max	Offic	Remarks
Release voltage	V <sub>DL+</sub>	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V <sub>DL</sub> -	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V <sub>HYS</sub>	70	100	_	mV	
Power supply start voltage	V <sub>off</sub>	_	_	2.3	V	
Power supply end voltage	V <sub>on</sub>	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	t <sub>r</sub>	3000	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V <sub>DL+</sub> )
Power supply voltage change time (at power supply fall)	t <sub>f</sub>	300	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (V <sub>DL</sub> -)
Reset release delay time	t <sub>d1</sub>	_	_	300	μs	
Reset detection delay time	t <sub>d2</sub>	_	_	20	μs	












 $I_{CCT}$  - Vcc  $T_A$  = + 25°C  $F_{MPL}$  = 16 kHz (divided by 2) Watch mode with the external clock operating




 $I_{CTS}$  - Vcc  $T_A$  = + 25°C  $F_{MP}$  = 2, 4, 8, 10, 16 MHz (divided by 2) Time-base timer mode with the external clock operating




 $I_{CCLS} - T_A \\ Vcc = 5.5 \text{ V F}_{MPL} = 16 \text{ kHz (divided by 2)} \\ \text{Subsleep mode with the external clock operating}$ 



 $I_{CCT}$  -  $T_A$ Vcc = 5.5 V  $F_{MPL}$  = 16 kHz (divided by 2) Watch mode with the external clock operating




 $I_{CTS}$  -  $T_A$ Vcc = 5.5 V  $F_{MP}$  = 10, 16 MHz (divided by 2) Time-base timer mode with the external clock operating






## 28. Package Dimension

24-pin plastic SDIP	Lead pitch	1.778 mm
	Package width × package length	6.40 mm × 22.86 mm
	Sealing method	Plastic mold
	Mounting height	4.80 mm Max
(DIP-24P-M07)		






16-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-16P-M06)		






16-pin plastic SOP	Lead pitch	1.27 mm
	Package width × package length	5.3 × 10.15 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	2.25 mm MAX
	Weight	0.20 g
(FPT-16P-M06)	Code (Reference)	P-SOP16-5.3×10.15-1.27





8-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-8P-M03)		





# **Document History**

Document Title: MB95260H/270H/280H Series New 8FX 8-bit Microcontrollers Document Number: 002-07516					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	_	AKIH	07/04/2011	Migrated to Cypress and assigned document number 002-07516. No change to document contents or format.	
*A	5199019	AKIH	04/04/2016	Updated to Cypress format.	

Document Number: 002-07516 Rev. \*A Page 91 of 92