



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | F <sup>2</sup> MC-8FX   |
| Core Size                  | 8-Bit   |
| Speed                      | 16MHz   |
| Connectivity               | -   |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 5   |
| Program Memory Size        | 20KB (20K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 496 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 5.5V   |
| Data Converters            | A/D 2x8/10b   |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 8-SOIC (0.209", 5.30mm Width)   |
| Supplier Device Package    | 8-SOP   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb95f274kpf-g-sne2">https://www.e-xfl.com/product-detail/infineon-technologies/mb95f274kpf-g-sne2</a> |

### **Clock supervisor counter**

- Built-in clock supervisor counter function

### **Programmable port input voltage level**

- CMOS input level / hysteresis input level

### **Dual operation Flash memory**

- The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

### **Flash memory security function**

- Protects the content of the Flash memory

(Continued)

| Part number<br>Parameter | MB95F262H  | MB95F263H | MB95F264H | MB95F262K | MB95F263K | MB95F264K |
|--------------------------|--|-----------|-----------|-----------|-----------|-----------|
| Watch prescaler          | Eight different time intervals can be selected.  |           |           |           |           |           |
| Flash memory             | <ul style="list-style-type: none"> <li>• It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands.</li> <li>• It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>• Number of program/erase cycles: 100000</li> <li>• Data retention time: 20 years</li> <li>• Flash security feature for protecting the content of the Flash memory</li> </ul> |           |           |           |           |           |
| Standby mode             | Sleep mode, stop mode, watch mode, time-base timer mode  |           |           |           |           |           |
| Package                  | DIP-24P-M07<br>LCC-32P-M19<br>FPT-20P-M09<br>FPT-20P-M10   |           |           |           |           |           |

**7. Pin Description (MB95260H Series, 20 pins)**

| Pin no. | Pin name                | I/O circuit type* | Function   |
|---------|-------------------------|-------------------|--|
| 1       | PF0                     | B                 | General-purpose I/O port   |
|         | X0                      |                   | Main clock input oscillation pin                                     |
| 2       | PF1                     | B                 | General-purpose I/O port   |
|         | X1                      |                   | Main clock I/O oscillation pin                                       |
| 3       | V <sub>SS</sub>         | —                 | Power supply pin (GND)   |
| 4       | PG2                     | C                 | General-purpose I/O port   |
|         | X1A                     |                   | Subclock I/O oscillation pin   |
| 5       | PG1                     | C                 | General-purpose I/O port   |
|         | X0A                     |                   | Subclock input oscillation pin                                       |
| 6       | V <sub>CC</sub>         | —                 | Power supply pin   |
| 7       | C                       | —                 | Capacitor connection pin   |
| 8       | PF2                     | A                 | General-purpose I/O port   |
|         | $\overline{\text{RST}}$ |                   | Reset pin<br>This is a dedicated reset pin in MB95F262H/F263H/F264H. |
| 9       | P62                     | D                 | General-purpose I/O port<br>High-current pin                         |
|         | TO10                    |                   | 8/16-bit composite timer ch. 1 output pin                            |
| 10      | P63                     | D                 | General-purpose I/O port<br>High-current pin                         |
|         | TO11                    |                   | 8/16-bit composite timer ch. 1 output pin                            |
| 11      | P64                     | D                 | General-purpose I/O port   |
|         | EC1                     |                   | 8/16-bit composite timer ch. 1 clock input pin                       |
| 12      | P00                     | E                 | General-purpose I/O port   |
|         | AN00                    |                   | A/D converter analog input pin                                       |
| 13      | P01                     | E                 | General-purpose I/O port   |
|         | AN01                    |                   | A/D converter analog input pin                                       |
| 14      | P02                     | E                 | General-purpose I/O port   |
|         | INT02                   |                   | External interrupt input pin   |
|         | AN02                    |                   | A/D converter analog input pin                                       |
|         | SCK                     |                   | LIN-UART clock I/O pin   |
| 15      | P03                     | E                 | General-purpose I/O port   |
|         | INT03                   |                   | External interrupt input pin   |
|         | AN03                    |                   | A/D converter analog input pin                                       |
|         | SOT                     |                   | LIN-UART data output pin   |

*(Continued)*

**9. Pin Description (MB95280H Series, 32 pins)**

| Pin no. | Pin name                | I/O circuit type* | Function   |
|---------|-------------------------|-------------------|--|
| 1       | PF1                     | B                 | General-purpose I/O port   |
|         | X1                      |                   | Main clock I/O oscillation pin                                       |
| 2       | PF0                     | B                 | General-purpose I/O port   |
|         | X0                      |                   | Main clock input oscillation pin                                     |
| 3       | Vss                     | —                 | Power supply pin (GND)   |
| 4       | PG2                     | C                 | General-purpose I/O port   |
|         | X1A                     |                   | Subclock I/O oscillation pin   |
| 5       | PG1                     | C                 | General-purpose I/O port   |
|         | X0A                     |                   | Subclock input oscillation pin                                       |
| 6       | Vcc                     | —                 | Power supply pin   |
| 7       | C                       | —                 | Capacitor connection pin   |
| 8       | PF2                     | A                 | General-purpose I/O port   |
|         | $\overline{\text{RST}}$ |                   | Reset pin<br>This is a dedicated reset pin in MB95F282H/F283H/F284H. |
| 9       | NC                      | —                 | It is an internally connected pin. Always leave it unconnected.      |
| 10      | NC                      | —                 | It is an internally connected pin. Always leave it unconnected.      |
| 11      | NC                      | —                 | It is an internally connected pin. Always leave it unconnected.      |
| 12      | NC                      | —                 | It is an internally connected pin. Always leave it unconnected.      |
| 13      | NC                      | —                 | It is an internally connected pin. Always leave it unconnected.      |
| 14      | NC                      | —                 | It is an internally connected pin. Always leave it unconnected.      |
| 15      | NC                      | —                 | It is an internally connected pin. Always leave it unconnected.      |
| 16      | NC                      | —                 | It is an internally connected pin. Always leave it unconnected.      |
| 17      | P01                     | E                 | General-purpose I/O port   |
|         | AN01                    |                   | A/D converter analog input pin                                       |
| 18      | P02                     | E                 | General-purpose I/O port   |
|         | INT02                   |                   | External interrupt input pin   |
|         | AN02                    |                   | A/D converter analog input pin                                       |
|         | SCK                     |                   | LIN-UART clock I/O pin   |
| 19      | P03                     | E                 | General-purpose I/O port   |
|         | INT03                   |                   | External interrupt input pin   |
|         | AN03                    |                   | A/D converter analog input pin                                       |
|         | SOT                     |                   | LIN-UART data output pin   |
| 20      | P04                     | F                 | General-purpose I/O port   |
|         | INT04                   |                   | External interrupt input pin   |
|         | AN04                    |                   | A/D converter analog input pin                                       |
|         | SIN                     |                   | LIN-UART data input pin  |
|         | EC0                     |                   | 8/16-bit composite timer ch. 0 clock input pin                       |

*(Continued)*

| Address                                | Register abbreviation | Register name  | R/W | Initial value         |
|--|-----------------------|--|-----|-----------------------|
| 0F81 <sub>H</sub>                      | WRARL0                | Wild register address setting register (Lower) ch. 0             | R/W | 00000000 <sub>B</sub> |
| 0F82 <sub>H</sub>                      | WRDR0                 | Wild register data setting register ch. 0                        | R/W | 00000000 <sub>B</sub> |
| 0F83 <sub>H</sub>                      | WRARH1                | Wild register address setting register (Upper) ch. 1             | R/W | 00000000 <sub>B</sub> |
| 0F84 <sub>H</sub>                      | WRARL1                | Wild register address setting register (Lower) ch. 1             | R/W | 00000000 <sub>B</sub> |
| 0F85 <sub>H</sub>                      | WRDR1                 | Wild register data setting register ch. 1                        | R/W | 00000000 <sub>B</sub> |
| 0F86 <sub>H</sub>                      | WRARH2                | Wild register address setting register (Upper) ch. 2             | R/W | 00000000 <sub>B</sub> |
| 0F87 <sub>H</sub>                      | WRARL2                | Wild register address setting register (Lower) ch. 2             | R/W | 00000000 <sub>B</sub> |
| 0F88 <sub>H</sub>                      | WRDR2                 | Wild register data setting register ch. 2                        | R/W | 00000000 <sub>B</sub> |
| 0F89 <sub>H</sub> to 0F91 <sub>H</sub> | —                     | (Disabled)   | —   | —                     |
| 0F92 <sub>H</sub>                      | T01CR0                | 8/16-bit composite timer 01 status control register 0 ch. 0      | R/W | 00000000 <sub>B</sub> |
| 0F93 <sub>H</sub>                      | T00CR0                | 8/16-bit composite timer 00 status control register 0 ch. 0      | R/W | 00000000 <sub>B</sub> |
| 0F94 <sub>H</sub>                      | T01DR                 | 8/16-bit composite timer 01 data register ch. 0                  | R/W | 00000000 <sub>B</sub> |
| 0F95 <sub>H</sub>                      | T00DR                 | 8/16-bit composite timer 00 data register ch. 0                  | R/W | 00000000 <sub>B</sub> |
| 0F96 <sub>H</sub>                      | TMCR0                 | 8/16-bit composite timer 00/01 timer mode control register ch. 0 | R/W | 00000000 <sub>B</sub> |
| 0F97 <sub>H</sub>                      | T11CR0                | 8/16-bit composite timer 11 status control register 0 ch. 1      | R/W | 00000000 <sub>B</sub> |
| 0F98 <sub>H</sub>                      | T10CR0                | 8/16-bit composite timer 10 status control register 0 ch. 1      | R/W | 00000000 <sub>B</sub> |
| 0F99 <sub>H</sub>                      | T11DR                 | 8/16-bit composite timer 11 data register ch. 1                  | R/W | 00000000 <sub>B</sub> |
| 0F9A <sub>H</sub>                      | T10DR                 | 8/16-bit composite timer 10 data register ch. 1                  | R/W | 00000000 <sub>B</sub> |
| 0F9B <sub>H</sub>                      | TMCR1                 | 8/16-bit composite timer 10/11 timer mode control register ch. 1 | R/W | 00000000 <sub>B</sub> |
| 0F9C <sub>H</sub> to 0FBB <sub>H</sub> | —                     | (Disabled)   | —   | —                     |
| 0FBC <sub>H</sub>                      | BGR1                  | LIN-UART baud rate generator register 1                          | R/W | 00000000 <sub>B</sub> |
| 0FBD <sub>H</sub>                      | BGR0                  | LIN-UART baud rate generator register 0                          | R/W | 00000000 <sub>B</sub> |
| 0FBE <sub>H</sub> to 0FC2 <sub>H</sub> | —                     | (Disabled)   | —   | —                     |
| 0FC3 <sub>H</sub>                      | AIDRL                 | A/D input disable register (Lower)                               | R/W | 00000000 <sub>B</sub> |
| 0FC4 <sub>H</sub> to 0FE3 <sub>H</sub> | —                     | (Disabled)   | —   | —                     |
| 0FE4 <sub>H</sub>                      | CRTTH                 | Main CR clock trimming register (Upper)                          | R/W | 1XXXXXXX <sub>B</sub> |
| 0FE5 <sub>H</sub>                      | CRTL                  | Main CR clock trimming register (Lower)                          | R/W | 000XXXXX <sub>B</sub> |

(Continued)

| Address                                | Register abbreviation | Register name   | R/W | Initial value         |
|--|-----------------------|---|-----|-----------------------|
| 004A <sub>H</sub>                      | EIC20                 | External interrupt circuit control register ch. 4/ch. 5           | R/W | 00000000 <sub>B</sub> |
| 004B <sub>H</sub>                      | EIC30                 | External interrupt circuit control register ch. 6/ch. 7           | R/W | 00000000 <sub>B</sub> |
| 004C <sub>H</sub> to 004F <sub>H</sub> | —                     | (Disabled)  | —   | —                     |
| 0050 <sub>H</sub>                      | SCR                   | LIN-UART serial control register                                  | R/W | 00000000 <sub>B</sub> |
| 0051 <sub>H</sub>                      | SMR                   | LIN-UART serial mode register                                     | R/W | 00000000 <sub>B</sub> |
| 0052 <sub>H</sub>                      | SSR                   | LIN-UART serial status register                                   | R/W | 00001000 <sub>B</sub> |
| 0053 <sub>H</sub>                      | RDR/TDR               | LIN-UART receive/transmit data register                           | R/W | 00000000 <sub>B</sub> |
| 0054 <sub>H</sub>                      | ESCR                  | LIN-UART extended status control register                         | R/W | 00000100 <sub>B</sub> |
| 0055 <sub>H</sub>                      | ECCR                  | LIN-UART extended communication control register                  | R/W | 000000XX <sub>B</sub> |
| 0056 <sub>H</sub> to 006B <sub>H</sub> | —                     | (Disabled)  | —   | —                     |
| 006C <sub>H</sub>                      | ADC1                  | 8/10-bit A/D converter control register 1                         | R/W | 00000000 <sub>B</sub> |
| 006D <sub>H</sub>                      | ADC2                  | 8/10-bit A/D converter control register 2                         | R/W | 00000000 <sub>B</sub> |
| 006E <sub>H</sub>                      | ADDH                  | 8/10-bit A/D converter data register upper                        | R/W | 00000000 <sub>B</sub> |
| 006F <sub>H</sub>                      | ADDL                  | 8/10-bit A/D converter data register lower                        | R/W | 00000000 <sub>B</sub> |
| 0070 <sub>H</sub>                      | —                     | (Disabled)  | —   | —                     |
| 0071 <sub>H</sub>                      | FSR2                  | Flash memory status register 2                                    | R/W | 00000000 <sub>B</sub> |
| 0072 <sub>H</sub>                      | FSR                   | Flash memory status register                                      | R/W | 000X0000 <sub>B</sub> |
| 0073 <sub>H</sub>                      | SWRE0                 | Flash memory sector write control register 0                      | R/W | 00000000 <sub>B</sub> |
| 0074 <sub>H</sub>                      | FSR3                  | Flash memory status register 3                                    | R   | 0000XXXX <sub>B</sub> |
| 0075 <sub>H</sub>                      | —                     | (Disabled)  | —   | —                     |
| 0076 <sub>H</sub>                      | WREN                  | Wild register address compare enable register                     | R/W | 00000000 <sub>B</sub> |
| 0077 <sub>H</sub>                      | WROR                  | Wild register data test setting register                          | R/W | 00000000 <sub>B</sub> |
| 0078 <sub>H</sub>                      | —                     | Mirror of register bank pointer (RP) and direct bank pointer (DP) | —   | —                     |
| 0079 <sub>H</sub>                      | ILR0                  | Interrupt level setting register 0                                | R/W | 11111111 <sub>B</sub> |
| 007A <sub>H</sub>                      | ILR1                  | Interrupt level setting register 1                                | R/W | 11111111 <sub>B</sub> |
| 007B <sub>H</sub>                      | ILR2                  | Interrupt level setting register 2                                | R/W | 11111111 <sub>B</sub> |
| 007C <sub>H</sub>                      | ILR3                  | Interrupt level setting register 3                                | R/W | 11111111 <sub>B</sub> |
| 007D <sub>H</sub>                      | ILR4                  | Interrupt level setting register 4                                | R/W | 11111111 <sub>B</sub> |
| 007E <sub>H</sub>                      | ILR5                  | Interrupt level setting register 5                                | R/W | 11111111 <sub>B</sub> |
| 007F <sub>H</sub>                      | —                     | (Disabled)  | —   | —                     |

*(Continued)*

**22. Interrupt Source Table (MB95270H Series)**

| Interrupt source                       | Interrupt request number | Vector table address |                   | Bit name of interrupt level setting register | Priority order of interrupt sources of the same level (occurring simultaneously) |
|--|--------------------------|----------------------|-------------------|--|--|
|  |                          | Upper                | Lower             |  |  |
| External interrupt ch. 4               | IRQ00                    | FFFA <sub>H</sub>    | FFFB <sub>H</sub> | L00 [1:0]                                    | <div>High</div> <div>↑</div> <div>↓</div> <div>Low</div>                         |
| —                                      | IRQ01                    | FFF8 <sub>H</sub>    | FFF9 <sub>H</sub> | L01 [1:0]                                    |  |
| —                                      | IRQ02                    | FFF6 <sub>H</sub>    | FFF7 <sub>H</sub> | L02 [1:0]                                    |  |
| External interrupt ch. 6               |                          |                      |                   |  |  |
| —                                      | IRQ03                    | FFF4 <sub>H</sub>    | FFF5 <sub>H</sub> | L03 [1:0]                                    |  |
| —                                      |                          |                      |                   |  |  |
| —                                      | IRQ04                    | FFF2 <sub>H</sub>    | FFF3 <sub>H</sub> | L04 [1:0]                                    |  |
| 8/16-bit composite timer ch. 0 (Lower) | IRQ05                    | FFF0 <sub>H</sub>    | FFF1 <sub>H</sub> | L05 [1:0]                                    |  |
| 8/16-bit composite timer ch. 0 (Upper) | IRQ06                    | FFEE <sub>H</sub>    | FFEF <sub>H</sub> | L06 [1:0]                                    |  |
| —                                      | IRQ07                    | FFEC <sub>H</sub>    | FFED <sub>H</sub> | L07 [1:0]                                    |  |
| —                                      | IRQ08                    | FFEA <sub>H</sub>    | FFEB <sub>H</sub> | L08 [1:0]                                    |  |
| —                                      | IRQ09                    | FFE8 <sub>H</sub>    | FFE9 <sub>H</sub> | L09 [1:0]                                    |  |
| —                                      | IRQ10                    | FFE6 <sub>H</sub>    | FFE7 <sub>H</sub> | L10 [1:0]                                    |  |
| —                                      | IRQ11                    | FFE4 <sub>H</sub>    | FFE5 <sub>H</sub> | L11 [1:0]                                    |  |
| —                                      | IRQ12                    | FFE2 <sub>H</sub>    | FFE3 <sub>H</sub> | L12 [1:0]                                    |  |
| —                                      | IRQ13                    | FFE0 <sub>H</sub>    | FFE1 <sub>H</sub> | L13 [1:0]                                    |  |
| —                                      | IRQ14                    | FFDE <sub>H</sub>    | FFDF <sub>H</sub> | L14 [1:0]                                    |  |
| —                                      | IRQ15                    | FFDC <sub>H</sub>    | FFDD <sub>H</sub> | L15 [1:0]                                    |  |
| —                                      | IRQ16                    | FFDA <sub>H</sub>    | FFDB <sub>H</sub> | L16 [1:0]                                    |  |
| —                                      | IRQ17                    | FFD8 <sub>H</sub>    | FFD9 <sub>H</sub> | L17 [1:0]                                    |  |
| 8/10-bit A/D converter                 | IRQ18                    | FFD6 <sub>H</sub>    | FFD7 <sub>H</sub> | L18 [1:0]                                    |  |
| Time-base timer                        | IRQ19                    | FFD4 <sub>H</sub>    | FFD5 <sub>H</sub> | L19 [1:0]                                    |  |
| Watch prescaler                        | IRQ20                    | FFD2 <sub>H</sub>    | FFD3 <sub>H</sub> | L20 [1:0]                                    |  |
| —                                      | IRQ21                    | FFD0 <sub>H</sub>    | FFD1 <sub>H</sub> | L21 [1:0]                                    |  |
| —                                      | IRQ22                    | FFCE <sub>H</sub>    | FFCF <sub>H</sub> | L22 [1:0]                                    |  |
| Flash memory                           | IRQ23                    | FFCC <sub>H</sub>    | FFCD <sub>H</sub> | L23 [1:0]                                    |  |



## 24. Electrical Characteristics

### 24.1 Absolute Maximum Ratings

| Parameter                              | Symbol           | Rating         |              | Unit | Remarks  |
|--|------------------|----------------|--------------|------|--|
|  |                  | Min            | Max          |      |  |
| Power supply voltage*1                 | $V_{CC}$         | $V_{SS} - 0.3$ | $V_{SS} + 6$ | V    |  |
| Input voltage*1                        | $V_I$            | $V_{SS} - 0.3$ | $V_{SS} + 6$ | V    | *2   |
| Output voltage*1                       | $V_O$            | $V_{SS} - 0.3$ | $V_{SS} + 6$ | V    | *2   |
| Maximum clamp current                  | $I_{CLAMP}$      | - 2            | + 2          | mA   | Applicable to specific pins*3  |
| Total maximum clamp current            | $\sum I_{CLAMP}$ | —              | 20           | mA   | Applicable to specific pins*3  |
| “L” level maximum output current       | $I_{OL1}$        | —              | 15           | mA   | Other than P05, P06, P62 and P63*4   |
|  | $I_{OL2}$        |                | 15           |      | P05, P06, P62 and P63*4  |
| “L” level average current              | $I_{OLAV1}$      | —              | 4            | mA   | Other than P05, P06, P62 and P63*4<br>Average output current=<br>operating current × operating ratio (1 pin) |
|  | $I_{OLAV2}$      |                | 12           |      | P05, P06, P62 and P63*4<br>Average output current=<br>operating current × operating ratio (1 pin)            |
| “L” level total maximum output current | $\sum I_{OL}$    | —              | 100          | mA   |  |
| “L” level total average output current | $\sum I_{OLAV}$  | —              | 50           | mA   | Total average output current=<br>operating current × operating ratio<br>(Total number of pins)               |
| “H” level maximum output current       | $I_{OH1}$        | —              | - 15         | mA   | Other than P05, P06, P62 and P63*4   |
|  | $I_{OH2}$        |                | - 15         |      | P05, P06, P62 and P63*4  |
| “H” level average current              | $I_{OHAV1}$      | —              | - 4          | mA   | Other than P05, P06, P62 and P63*4<br>Average output current=<br>operating current × operating ratio (1 pin) |
|  | $I_{OHAV2}$      |                | - 8          |      | P05, P06, P62 and P63*4<br>Average output current=<br>operating current × operating ratio (1 pin)            |
| “H” level total maximum output current | $\sum I_{OH}$    | —              | - 100        | mA   |  |
| “H” level total average output current | $\sum I_{OHAV}$  | —              | - 50         | mA   | Total average output current=<br>operating current × operating ratio<br>(Total number of pins)               |
| Power consumption                      | $P_d$            | —              | 320          | mW   |  |
| Operating temperature                  | $T_A$            | - 40           | + 85         | °C   |  |
| Storage temperature                    | $T_{stg}$        | - 55           | + 150        | °C   |  |

(Continued)

## 24.2 Recommended Operating Conditions

 (V<sub>SS</sub> = 0.0 V)


| Parameter             | Symbol          | Value   |       | Unit | Remarks                       |                               |
|-----------------------|-----------------|---------|-------|------|-------------------------------|-------------------------------|
|                       |                 | Min     | Max   |      |                               |                               |
| Power supply voltage  | V <sub>CC</sub> | 2.4*1*2 | 5.5*1 | V    | In normal operation           | Other than on-chip debug mode |
|                       |                 | 2.3     | 5.5   |      | Hold condition in stop mode   |                               |
|                       |                 | 2.9     | 5.5   |      | In normal operation           | On-chip debug mode            |
|                       |                 | 2.3     | 5.5   |      | Hold condition in stop mode   |                               |
| Smoothing capacitor   | C <sub>S</sub>  | 0.022   | 1     | μF   | *3                            |                               |
| Operating temperature | T <sub>A</sub>  | -40     | + 85  | °C   | Other than on-chip debug mode |                               |
|                       |                 | + 5     | + 35  |      | On-chip debug mode            |                               |

\*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

\*2: The value is 2.88 V when the low-voltage detection reset is used.

\*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>S</sub>. For the connection to a smoothing capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>S</sub> and the distance between C<sub>S</sub> and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.

### DBG / $\overline{\text{RST}}$ / C pins connection diagram



\*: Since the DBG pin becomes a communication pin in on-chip debug mode, set a pull-up resistor value suiting the input/output specifications of P12/DBG.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device.

All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.

Users considering application outside the listed conditions are advised to contact their representatives beforehand.

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter              | Symbol      | Pin name                               | Condition  | Value |      |      | Unit          | Remarks  |
|------------------------|-------------|--|--|-------|------|------|---------------|--|
|                        |             |  |  | Min   | Typ  | Max  |               |  |
| Power supply current*4 | $I_{CC}$    |  | $V_{CC} = 5.5\text{ V}$<br>$F_{CH} = 32\text{ MHz}$<br>$F_{MP} = 16\text{ MHz}$<br>Main clock mode<br>(divided by 2)                             | —     | 13   | 17   | mA            | Except during Flash memory programming and erasing |
|                        |             |  |  | —     | 33.5 | 39.5 | mA            | During Flash memory programming and erasing        |
|                        |             |  |  | —     | 15   | 21   | mA            | At A/D conversion                                  |
|                        | $I_{CCS}$   | $V_{CC}$<br>(External clock operation) | $V_{CC} = 5.5\text{ V}$<br>$F_{CH} = 32\text{ MHz}$<br>$F_{MP} = 16\text{ MHz}$<br>Main sleep mode<br>(divided by 2)                             | —     | 5.5  | 9    | mA            |  |
|                        | $I_{CCL}$   |  | $V_{CC} = 5.5\text{ V}$<br>$F_{CL} = 32\text{ kHz}$<br>$F_{MPL} = 16\text{ kHz}$<br>Subclock mode<br>(divided by 2)<br>$T_A = +25^\circ\text{C}$ | —     | 65   | 153  | $\mu\text{A}$ |  |
|                        | $I_{CCLS}$  |  | $V_{CC} = 5.5\text{ V}$<br>$F_{CL} = 32\text{ kHz}$<br>$F_{MPL} = 16\text{ kHz}$<br>Subsleep mode<br>(divided by 2)<br>$T_A = +25^\circ\text{C}$ | —     | 10   | 84   | $\mu\text{A}$ |  |
|                        | $I_{CCT}$   |  | $V_{CC} = 5.5\text{ V}$<br>$F_{CL} = 32\text{ kHz}$<br>Watch mode<br>Main stop mode<br>$T_A = +25^\circ\text{C}$                                 | —     | 5    | 30   | $\mu\text{A}$ |  |
|                        | $I_{CCMCR}$ | $V_{CC}$                               | $V_{CC} = 5.5\text{ V}$<br>$F_{CRH} = 10\text{ MHz}$<br>$F_{MP} = 10\text{ MHz}$<br>Main CR clock mode   | —     | 8.6  | —    | mA            |  |
|                        | $I_{CCSCR}$ |  | $V_{CC} = 5.5\text{ V}$<br>Sub-CR clock mode<br>(divided by 2)<br>$T_A = +25^\circ\text{C}$  | —     | 110  | 410  | $\mu\text{A}$ |  |

(Continued)

#### 24.4.2 Source Clock / Machine Clock

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter  | Symbol            | Pin name | Value  |        |        | Unit | Remarks  |
|--|-------------------|----------|--------|--------|--------|------|--|
|  |                   |          | Min    | Typ    | Max    |      |  |
| Source clock cycle time* <sup>1</sup>  | t <sub>SCLK</sub> | —        | 61.5   | —      | 2000   | ns   | When the main external clock is used<br>Min: F <sub>CH</sub> = 32.5 MHz, divided by 2<br>Max: F <sub>CH</sub> = 1 MHz, divided by 2            |
|  |                   |          | 100    | —      | 1000   | ns   | When the main CR clock is used<br>Min: F <sub>CRH</sub> = 10 MHz<br>Max: F <sub>CRH</sub> = 1 MHz  |
|  |                   |          | —      | 61     | —      | μs   | When the sub-oscillation clock is used<br>F <sub>CL</sub> = 32.768 kHz, divided by 2   |
|  |                   |          | —      | 20     | —      | μs   | When the sub CR clock is used<br>F <sub>CRL</sub> = 100 kHz, divided by 2  |
| Source clock frequency   | F <sub>SP</sub>   | —        | 0.5    | —      | 16.25  | MHz  | When the main oscillation clock is used  |
|  |                   |          | 1      | —      | 10     | MHz  | When the main CR clock is used   |
|  | F <sub>SPL</sub>  |          | —      | 16.384 | —      | kHz  | When the sub-oscillation clock is used   |
|  |                   |          | —      | 50     | —      | kHz  | When the sub-CR clock is used<br>F <sub>CRL</sub> = 100 kHz, divided by 2  |
| Machine clock cycle time* <sup>2</sup><br>(minimum instruction execution time) | t <sub>MCLK</sub> | —        | 61.5   | —      | 32000  | ns   | When the main oscillation clock is used<br>Min: F <sub>SP</sub> = 16.25 MHz, no division<br>Max: F <sub>SP</sub> = 0.5 MHz, divided by 16      |
|  |                   |          | 100    | —      | 16000  | ns   | When the main CR clock is used<br>Min: F <sub>SP</sub> = 10 MHz<br>Max: F <sub>SP</sub> = 1 MHz, divided by 16                                 |
|  |                   |          | 61     | —      | 976.5  | μs   | When the sub-oscillation clock is used<br>Min: F <sub>SPL</sub> = 16.384 kHz, no division<br>Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16 |
|  |                   |          | 20     | —      | 320    | μs   | When the sub-CR clock is used<br>Min: F <sub>SPL</sub> = 50 kHz, no division<br>Max: F <sub>SPL</sub> = 50 kHz, divided by 16                  |
| Machine clock frequency  | F <sub>MP</sub>   | —        | 0.031  | —      | 16.25  | MHz  | When the main oscillation clock is used  |
|  |                   |          | 0.0625 | —      | 10     | MHz  | When the main CR clock is used   |
|  | F <sub>MPL</sub>  |          | 1.024  | —      | 16.384 | kHz  | When the sub-oscillation clock is used   |
|  |                   |          | 3.125  | —      | 50     | kHz  | When the sub-CR clock is used<br>F <sub>CRL</sub> = 100 kHz  |

\*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC : DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC : DIV1 and DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2

\*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16

### 24.4.3 External Reset


( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter                                     | Symbol            | Value  |     | Unit          | Remarks   |
|---|-------------------|--|-----|---------------|---|
|   |                   | Min  | Max |               |   |
| $\overline{\text{RST}}$ "L" level pulse width | $t_{\text{RSTL}}$ | $2 t_{\text{MCLK}}^{*1}$                               | —   | ns            | In normal operation   |
|   |                   | Oscillation time of the oscillator <sup>*2</sup> + 100 | —   | $\mu\text{s}$ | In stop mode, subclock mode, sub-sleep mode, watch mode, and power-on |
|   |                   | 100  | —   | $\mu\text{s}$ | In time-base timer mode   |


\*1 : See "24.4.2. Source Clock / Machine Clock" for  $t_{\text{MCLK}}$ .

\*2 : The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of  $\mu\text{s}$  and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several  $\mu\text{s}$  and several ms.

#### In normal operation



#### In stop mode, subclock mode,



Sampling is executed at the rising edge of the sampling clock\*1, and serial clock delay is enabled\*2.  
 (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)


( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter  | Symbol      | Pin name | Condition   | Value                 |                   | Unit |
|--|-------------|----------|---|-----------------------|-------------------|------|
|  |             |          |   | Min                   | Max               |      |
| Serial clock cycle time                          | $t_{SCYC}$  | SCK      | Internal clock operation output pin:<br>$C_L = 80\text{ pF} + 1\text{ TTL}$ | $5 t_{MCLK}^{*3}$     | —                 | ns   |
| SCK $\uparrow \rightarrow$ SOT delay time        | $t_{SHOVI}$ | SCK, SOT |   | - 95                  | + 95              | ns   |
| Valid SIN $\rightarrow$ SCK $\downarrow$         | $t_{IVSLI}$ | SCK, SIN |   | $t_{MCLK}^{*3} + 190$ | —                 | ns   |
| SCK $\downarrow \rightarrow$ valid SIN hold time | $t_{SLIXI}$ | SCK, SIN |   | 0                     | —                 | ns   |
| SOT $\rightarrow$ SCK $\downarrow$ delay time    | $t_{SOVLI}$ | SCK, SOT |   | —                     | $4 t_{MCLK}^{*3}$ | ns   |

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.


\*3: See “24.4.2. Source Clock / Machine Clock” for  $t_{MCLK}$ .



#### 24.4.7 Low-voltage Detection

( $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

| Parameter   | Symbol    | Value |     |      | Unit          | Remarks   |
|---|-----------|-------|-----|------|---------------|---|
|   |           | Min   | Typ | Max  |               |   |
| Release voltage   | $V_{DL+}$ | 2.52  | 2.7 | 2.88 | V             | At power supply rise  |
| Detection voltage                                       | $V_{DL-}$ | 2.42  | 2.6 | 2.78 | V             | At power supply fall  |
| Hysteresis width  | $V_{HYS}$ | 70    | 100 | —    | mV            |   |
| Power supply start voltage                              | $V_{off}$ | —     | —   | 2.3  | V             |   |
| Power supply end voltage                                | $V_{on}$  | 4.9   | —   | —    | V             |   |
| Power supply voltage change time (at power supply rise) | $t_r$     | 3000  | —   | —    | $\mu\text{s}$ | Slope of power supply that the reset release signal generates within the rating ( $V_{DL+}$ )   |
| Power supply voltage change time (at power supply fall) | $t_f$     | 300   | —   | —    | $\mu\text{s}$ | Slope of power supply that the reset detection signal generates within the rating ( $V_{DL-}$ ) |
| Reset release delay time                                | $t_{d1}$  | —     | —   | 300  | $\mu\text{s}$ |   |
| Reset detection delay time                              | $t_{d2}$  | —     | —   | 20   | $\mu\text{s}$ |   |



## 24.5 A/D Converter




### 24.5.1 A/D Converter Electrical Characteristics

( $V_{CC} = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ )


| Parameter                     | Symbol    | Value                     |                           |                           | Unit          | Remarks   |
|-------------------------------|-----------|---------------------------|---------------------------|---------------------------|---------------|---|
|                               |           | Min                       | Typ                       | Max                       |               |   |
| Resolution                    | —         | —                         | —                         | 10                        | bit           |   |
| Total error                   |           | - 3                       | —                         | + 3                       | LSB           |   |
| Linearity error               |           | - 2.5                     | —                         | + 2.5                     | LSB           |   |
| Differential linear error     |           | - 1.9                     | —                         | + 1.9                     | LSB           |   |
| Zero transition voltage       | $V_{OT}$  | $V_{SS} - 1.5\text{ LSB}$ | $V_{SS} + 0.5\text{ LSB}$ | $V_{SS} + 2.5\text{ LSB}$ | V             |   |
| Full-scale transition voltage | $V_{FST}$ | $V_{CC} - 4.5\text{ LSB}$ | $V_{CC} - 2\text{ LSB}$   | $V_{CC} + 0.5\text{ LSB}$ | V             |   |
| Compare time                  | —         | 0.9                       | —                         | 16500                     | $\mu\text{s}$ | $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$  |
|                               |           | 1.8                       | —                         | 16500                     | $\mu\text{s}$ | $4.0\text{ V} \leq V_{CC} < 4.5\text{ V}$   |
| Sampling time                 | —         | 0.6                       | —                         | $\infty$                  | $\mu\text{s}$ | $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ , with external impedance < 5.4 k $\Omega$ |
|                               |           | 1.2                       | —                         | $\infty$                  | $\mu\text{s}$ | $4.0\text{ V} \leq V_{CC} < 4.5\text{ V}$ , with external impedance < 2.4 k $\Omega$    |
| Analog input current          | $I_{AIN}$ | - 0.3                     | —                         | + 0.3                     | $\mu\text{A}$ |   |
| Analog input voltage          | $V_{AIN}$ | $V_{SS}$                  | —                         | $V_{CC}$                  | V             |   |



(Continued)



$$\text{Linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times N + V_{OT}\}}{1 \text{ LSB}}$$



$$\text{Differential linear error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1$$


$N$  : A/D converter digital output value

$V_{NT}$  : Voltage at which the digital output transits from  $(N - 1)_H$  to  $N_H$

$V_{OT}(\text{ideal value}) = V_{SS} + 0.5 \text{ LSB [V]}$

$V_{FST}(\text{ideal value}) = V_{CC} - 2 \text{ LSB [V]}$


**Pull-up**




**27. Ordering Information**

| Part Number  | Package                               |
|--|---------------------------------------|
| MB95F262HWQN-G-SNE1<br>MB95F262HWQN-G-SNERE1<br>MB95F262KWQN-G-SNE1<br>MB95F262KWQN-G-SNERE1<br>MB95F263HWQN-G-SNE1<br>MB95F263HWQN-G-SNERE1<br>MB95F263KWQN-G-SNE1<br>MB95F263KWQN-G-SNERE1<br>MB95F264HWQN-G-SNE1<br>MB95F264HWQN-G-SNERE1<br>MB95F264KWQN-G-SNE1<br>MB95F264KWQN-G-SNERE1 | 32-pin plastic QFN<br>(LCC-32P-M19)   |
| MB95F262HP-G-SH-SNE2<br>MB95F262KP-G-SH-SNE2<br>MB95F263HP-G-SH-SNE2<br>MB95F263KP-G-SH-SNE2<br>MB95F264HP-G-SH-SNE2<br>MB95F264KP-G-SH-SNE2   | 24-pin plastic SDIP<br>(DIP-24P-M07)  |
| MB95F262HPF-G-SNE2<br>MB95F262KPF-G-SNE2<br>MB95F263HPF-G-SNE2<br>MB95F263KPF-G-SNE2<br>MB95F264HPF-G-SNE2<br>MB95F264KPF-G-SNE2   | 20-pin plastic SOP<br>(FPT-20P-M09)   |
| MB95F262HPFT-G-SNE2<br>MB95F262KPFT-G-SNE2<br>MB95F263HPFT-G-SNE2<br>MB95F263KPFT-G-SNE2<br>MB95F264HPFT-G-SNE2<br>MB95F264KPFT-G-SNE2   | 20-pin plastic TSSOP<br>(FPT-20P-M10) |
| MB95F282HWQN-G-SNE1<br>MB95F282HWQN-G-SNERE1<br>MB95F282KWQN-G-SNE1<br>MB95F282KWQN-G-SNERE1<br>MB95F283HWQN-G-SNE1<br>MB95F283HWQN-G-SNERE1<br>MB95F283KWQN-G-SNE1<br>MB95F283KWQN-G-SNERE1<br>MB95F284HWQN-G-SNE1<br>MB95F284HWQN-G-SNERE1<br>MB95F284KWQN-G-SNE1<br>MB95F284KWQN-G-SNERE1 | 32-pin plastic QFN<br>(LCC-32P-M19)   |
| MB95F282HPH-G-SNE2<br>MB95F282KPH-G-SNE2<br>MB95F283HPH-G-SNE2<br>MB95F283KPH-G-SNE2<br>MB95F284HPH-G-SNE2<br>MB95F284KPH-G-SNE2   | 16-pin plastic DIP<br>(DIP-16P-M06)   |

*(Continued)*

|  |                |              |
|--|----------------|--------------|
| <p>16-pin plastic DIP</p>  <p>(DIP-16P-M06)</p> | Lead pitch     | 2.54 mm      |
|  | Sealing method | Plastic mold |
|  |                |              |
|  |                |              |
|  |                |              |
|  |                |              |



(Continued)

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

|                               |  |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | <a href="http://cypress.com/arm">cypress.com/arm</a>               |
| Automotive                    | <a href="http://cypress.com/automotive">cypress.com/automotive</a> |
| Clocks & Buffers              | <a href="http://cypress.com/clocks">cypress.com/clocks</a>         |
| Interface                     | <a href="http://cypress.com/interface">cypress.com/interface</a>   |
| Lighting & Power Control      | <a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>   |
| Memory                        | <a href="http://cypress.com/memory">cypress.com/memory</a>         |
| PSoC                          | <a href="http://cypress.com/psoc">cypress.com/psoc</a>             |
| Touch Sensing                 | <a href="http://cypress.com/touch">cypress.com/touch</a>           |
| USB Controllers               | <a href="http://cypress.com/usb">cypress.com/usb</a>               |
| Wireless/RF                   | <a href="http://cypress.com/wireless">cypress.com/wireless</a>     |

### PSoC® Solutions

[cypress.com/psoc](http://cypress.com/psoc)

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.