

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

·XF

Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	12MHz
Connectivity	I ² C, SPI
Peripherals	LVD, POR, WDT
Number of I/O	12
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UFQFN
Supplier Device Package	16-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20224-12lkxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

PSoC [®] Functional Overview	3
PSoC Core	3
CapSense Analog System	3
Additional System Resources	4
Getting Started	4
Application Notes	4
Development Kits	4
Training	4
CYPros Consultants	4
Solutions Library	4
Technical Support	4
Development Tools	5
PSoC Designer Software Subsystems	5
Designing with PSoC Designer	6
Select User Modules	6
Configure User Modules	6
Organize and Connect	6
Generate, Verify, and Debug	6
Pinouts	7
16-pin Part Pinout	7
24-pin Part Pinout	8
28-pin Part Pinout	9
32-pin Part Pinout	10
48-pin OCD Part Pinout	12
Electrical Specifications	14
Absolute Maximum Ratings	14
Operating Temperature	14
DC Electrical Characteristics	15

AC Electrical Characteristics	19
Ordering Information	
Ordering Code Definitions	
Packaging Dimensions	
Thermal Impedances	
Solder Reflow Specifications	
Development Tool Selection	
Software	
Development Kits	
Evaluation Tools	
Device Programmers	
Accessories (Emulation and Programming)	
Acronyms	33
Acronyms Used	
Reference Documents	33
Document Conventions	34
Units of Measure	
Numeric Conventions	
Glossary	34
Document History Page	39
Sales, Solutions, and Legal Information	41
Worldwide Sales and Design Support	41
Products	41
PSoC® Solutions	41
Cypress Developer Community	
Technical Support	41



PSoC[®] Functional Overview

The PSoC family consists of many programmable system-on-chips with on-chip controller devices. These devices are designed to replace multiple traditional MCU based system components with one, low cost single chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture enables the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture for this device family is comprised of three main areas: core, system resources, and CapSense analog system. A common, versatile bus enables connection between I/O and the analog system. Each CY8C20x24 PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 28 GPIOs are also included. The GPIOs provide access to the MCU and analog mux.

PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low-speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 12 MHz. The M8C is a 2-MIPS, 8-bit Harvard-architecture microprocessor.

System resources provide additional capability, such as a configurable I^2C slave or SPI master-slave communication interface and various system resets supported by the M8C.

The analog system is composed of the CapSense PSoC block and an internal 1.8-V analog reference. Together, they support capacitive sensing of up to 28 inputs.

CapSense Analog System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.



Analog Multiplexer System

The analog mux bus connects to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. The analog multiplexer system in the CY8C20x24 device family is optimized for basic CapSense functionality. It supports sensing of CapSense buttons, proximity sensors, and a single slider. Other multiplexer applications include:

- Capacitive slider interface.
- Chip-wide mux that enables analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

When designing capacitive sensing applications, refer to the latest signal to noise signal level requirements application notes, which are found in http://www.cypress.com > Design Resources > Application Notes. In general, and unless otherwise noted in the relevant application notes, the minimum signal-to-noise ratio (SNR) requirement for CapSense applications is 5:1.

Figure 1. Analog System Block Diagram



Typical Application

Figure 2 illustrates a typical application: CapSense multimedia keys for a notebook computer with a slider, four buttons, and four LEDs.

Figure 2. CapSense Multimedia Button-Board Application



Additional System Resources

System resources, some of which are previously listed, provide additional capability useful to complete systems. Additional resources include low voltage detection (LVD) and power on reset (POR). Brief statements describing the merits of each system resource follow.

- The I²C slave and SPI master-slave module provides 50, 100, or 400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- LVD interrupts signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.8-V reference provides an absolute reference for capacitive sensing.
- The 5 V maximum input, 3 V fixed output, low dropout regulator (LDO) provides regulation for I/Os. A register controlled bypass mode enables the user to disable the LDO.

Getting Started

This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PSoC[®] Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules". User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, an EzI2Cs User Module configures the I²C block in PSoC. Using these parameters, you can establish the slave address and I²C speed. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module data sheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

Organize and Connect

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals



Pinouts

This section describes, lists, and illustrates the CY8C20224, CY8C20324, CY8C20424, and CY8C20524 PSoC device pins and pinout configurations.

The CY8C20x24 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, V_{SS} , V_{DD} , and XRES are not capable of Digital I/O.

16-pin Part Pinout



Figure 3. CY8C20224 16-pin PSoC Device

Pin No.	Digital	Analog	Name	Description					
1	I/O	I	P2[5]						
2	I/O	-	P2[1]						
3	I _{ОН}	I	P1[7]	I ² C SCL, SPI SS					
4	I _{ОН}	I	P1[5]	I ² C SDA, SPI MISO					
5	I _{OH}	-	P1[3]	SPI CLK					
6	I _{ОН}	I	P1[1]	CLK ^[1] , I ² C SCL, SPI MOSI					
7	Po	wer	V _{SS}	Ground connection					
8	I _{ОН}	I	P1[0]	DATA ^[1] , I ² C SDA					
9	I _{ОН}	I	P1[2]						
10	I _{ОН}	I	P1[4]	Optional external clock input (EXTCLK)					
11	In	put	XRES	Active high external reset with internal pull-down					
12	I/O	-	P0[4]						
13	Po	wer	V_{DD}	Supply voltage					
14	I/O	-	P0[7]						
15	I/O		P0[3]	Integrating input					
16	I/O	I	P0[1]	Integrating input					

Table 1. 16-pin Part Pinout (COL)

A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive

Note

1. These are the ISSP pins, that are not high Z at POR (Power on reset). Refer the PSoC Programmable System-on-Chip Technical Reference Manual for details.



Pin No.	Digital	Analog	Name	Description
21	I _{OH}	I	P1[2]	
22			NC	No connection
23			NC	No connection
24			NC	No connection
25	I _{OH}	I	P1[4]	Optional external clock input (EXTCLK)
26	I _{OH}	I	P1[6]	
27	In	put	XRES	Active high external reset with internal pull-down
28	I/O	I	P3[0]	
29	I/O	I	P3[2]	
30	I/O	I	P2[0]	
31	I/O	I	P2[2]	
32	I/O	I	P2[4]	
33	I/O	I	P2[6]	
34	I/O	I	P0[0]	
35	I/O	I	P0[2]	
36	I/O	I	P0[4]	
37		•	NC	No connection
38			NC	No connection
39			NC	No connection
40	I/O	I	P0[6]	
41	Po	wer	V _{DD}	Supply voltage
42			OCDO	OCD odd data output
43			OCDE	OCD even data I/O
44	I/O	I	P0[7]	
45	I/O	I	P0[5]	
46	I/O	I	P0[3]	Integrating input
47	Po	wer	V _{SS}	Ground connection
48			NC	No connection
CP	Po	wer	V _{SS}	Center pad is connected to ground

Table 5. 48-pin OCD Part Pinout (QFN ^[7]) (continued)

A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive.



DC Electrical Characteristics

DC Chip Level Specifications

Table 8lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and
-40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

Table 8. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DD}	Supply voltage	2.40	-	5.25	V	
I _{DD12}	Supply current, IMO = 12 MHz	-	1.5	2.5	mA	Conditions are V _{DD} = 3.0 V, T _A = 25 °C, CPU = 12 MHz.
I _{DD6}	Supply current, IMO = 6 MHz	-	1	1.5	mA	Conditions are V _{DD} = 3.0 V, T _A = 25 °C, CPU = 6 MHz.
I _{SB27}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active. Mid temperature range.	-	2.6	4	μA	V_{DD} = 2.55 V, 0 °C \leq T _A \leq 40 °C.
I _{SB}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and internal slow oscillator active.	-	2.8	5	μA	V_{DD} = 3.3 V, -40 °C \leq T _A \leq 85 °C.

DC GPIO Specifications

Unless otherwise noted, Table 9 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, and 2.7 V at 25 °C. These are for design guidance only.

Table 9. 5 V and 3.3 V DC GPI	O Specifications
-------------------------------	------------------

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
V _{OH1}	High output voltage, port 0, 2, or 3 pins	V _{DD} – 0.2	-	-	V	$I_{OH} \le 10 \ \mu$ A, $V_{DD} \ge 3.0 \ V$, maximum of 20 mA source current in all I/Os.
V _{OH2}	High output voltage, port 0, 2, or 3 pins	V _{DD} – 0.9	-	-	V	I_{OH} = 1 mA, $V_{DD} \ge 3.0$ V, maximum of 20 mA source current in all I/Os.
V _{OH3}	High output voltage, port 1 pins with LDO regulator disabled	V _{DD} – 0.2	-	-	V	I_{OH} < 10 µA, $V_{DD} \ge 3.0$ V, maximum of 10 mA source current in all I/Os.
V _{OH4}	High output voltage, port 1 pins with LDO regulator disabled	V _{DD} – 0.9	-	-	V	$I_{OH} = 5 \text{ mA}, V_{DD} \ge 3.0 \text{ V}, \text{ maximum of} 20 \text{ mA source current in all I/Os.}$
V _{OH5}	High output voltage, port 1 pins with 3.0 V LDO regulator enabled	2.7	3.0	3.3	V	$I_{OH} < 10 \ \mu$ A, $V_{DD} \ge 3.1 \ V$, maximum of 4 I/Os all sourcing 5 mA.
V _{OH6}	High output voltage, port 1 pins with 3.0 V LDO regulator enabled	2.2	-	-	V	$I_{OH} = 5 \text{ mA}, V_{DD} \ge 3.1 \text{ V}, \text{ maximum of}$ 20 mA source current in all I/Os.
V _{OH7}	High output voltage, port 1 pins with 2.4 V LDO regulator enabled	2.1	2.4	2.7	V	$I_{OH} < 10 \ \mu$ A, $V_{DD} \ge 3.0 \ V$, maximum of 20 mA source current in all I/Os.
V _{OH8}	High output voltage, port 1 pins with 2.4 V LDO regulator enabled	2.0	-	-	V	I_{OH} < 200 µA, $V_{DD} \ge$ 3.0 V, maximum of 20 mA source current in all I/Os.
V _{OH9}	High output voltage, port 1 pins with 1.8 V LDO regulator enabled	1.6	1.8	2.0	V	I_{OH} < 10 µA, 3.0 V \le V _{DD} \le 3.6 V, 0 °C \le T _A \le 85 °C, maximum of 20 mA source current in all I/Os.
V _{OH10}	High output voltage, port 1 pins with 1.8 V LDO regulator enabled	1.5	_	_	V	I_{OH} < 100 $\mu A, 3.0$ V \leq V_{DD} \leq 3.6 V, 0 $^\circ C \leq$ TA \leq 85 $^\circ C,$ maximum of 20 mA source current in all I/Os.



Table 10. 2.7 V DC GPIO Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
C _{IN}	Capacitive load on pins as input	0.5	1.7	5	pF	Package and pin dependent temperature = 25 °C
C _{OUT}	Capacitive load on pins as output	0.5	1.7	5	pF	Package and pin dependent temperature = 25 °C

DC Analog Mux Bus Specifications

Table 11 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 $^{\circ}C \leq T_A \leq 85 \,^{\circ}C$, 3.0 V to 3.6 V and –40 $^{\circ}C \leq T_A \leq 85 \,^{\circ}C$, or 2.4 V to 3.0 V and –40 $^{\circ}C \leq T_A \leq 85 \,^{\circ}C$, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 $^{\circ}C$. These are for design guidance only.

Table 11. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{SW}	Switch resistance to common analog bus	-	-	400 800	Ω Ω	$\begin{array}{l} Vdd \geq 2.7 \ V \\ 2.4 \ V \leq Vdd \leq 2.7 \ V \end{array}$

DC Low Power Comparator Specifications

Table 12 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V at 25 °C. These are for design guidance only.

Table 12. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	-	V _{DD} – 1.0	V	
I _{SLPC}	LPC supply current	-	10	40	μA	
V _{OSLPC}	LPC voltage offset	-	2.5	30	mV	

DC POR and LVD Specifications

Table 13 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

Table 13. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
VPPOR0 VPPOR1 VPPOR2	V _{DD} value for PPOR trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b		2.36 2.60 2.82	2.40 2.65 2.95	V V V	V _{DD} is greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from Watchdog.
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V _{DD} value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.39 2.54 2.75 2.85 2.96 - - 4.52	2.45 2.71 2.92 3.02 3.13 - 4.73	2.51 ^[9] 2.78 ^[10] 2.99 ^[11] 3.09 3.20 - - 4.83	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	

Notes

9. Always greater than 50 mV above V_{PPOR} (PORLEV = 00) for falling supply.

10. Always greater than 50 mV above V_{PPOR} (PORLEV = 01) for falling supply. 11. Always greater than 50 mV above V_{PPOR} (PORLEV = 10) for falling supply.



AC GPIO Specifications

Table 18 and Table 19 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

Table 18. 5 V and 3.3 V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO operating frequency	0	-	6	MHz	Normal strong mode, Port 1.
t _{Rise023}	Rise time, strong mode, Cload = 50 pF, ports 0, 2, 3	15	-	80	ns	V _{DD} = 3.0 V to 3.6 V and 4.75 V to 5.25 V, 10% to 90%
t _{Rise1}	Rise time, strong mode, Cload = 50 pF, port 1	10	-	50	ns	V _{DD} = 3.0 V to 3.6 V, 10% to 90%
t _{Fall}	Fall time, strong mode, Cload = 50 pF, all ports	10	-	50	ns	V _{DD} = 3.0 V to 3.6 V and 4.75 V to 5.25 V, 10% to 90%

Table 19. 2.7 V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO operating frequency	0	-	1.5	MHz	Normal Strong Mode, Port 1.
t _{Rise023}	Rise time, strong mode, Cload = 50 pF, ports 0, 2, 3	15	-	100	ns	V _{DD} = 2.4 V to 3.0 V, 10% to 90%
t _{Rise1}	Rise time, strong mode, Cload = 50 pF, port 1	10	-	70	ns	V _{DD} = 2.4 V to 3.0 V, 10% to 90%
t _{Fall}	Fall time, strong mode, Cload = 50 pF, all ports	10	-	70	ns	V _{DD} = 2.4 V to 3.0 V, 10% to 90%

Figure 9. GPIO Timing Diagram



AC Comparator Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

 Table 20. AC Comparator Specifications

Symbol	Description	Min	Тур	Мах	Units	Notes
t _{COMP}	Comparator response time, 50 mV overdrive	l	_	100 200	ns ns	V _{DD} ≥ 3.0 V 2.4 V < V _{CC} < 3.0 V



Table 24. 2.7 V AC External Clock Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT2B}	Frequency with CPU clock divide by 2 or greater (2.7 V minimum)	1.5	_	12.6	MHz	$2.7 V < V_{DD} < 3.0 V$. If the frequency of the external clock is greater than 3 MHz, the CPU clock divider is set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
-	High period with CPU clock divide by 1	160	-	5300	ns	
-	Low period with CPU clock divide by 1	160	-	-	ns	
_	Power-up IMO to switch	150	_	-	μs	

AC Programming Specifications

Table 25 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RSCLK}	Rise time of SCLK	1	-	20	ns	
t _{FSCLK}	Fall time of SCLK	1	-	20	ns	
t _{SSCLK}	Data set up time to falling edge of SCLK	40	-	-	ns	
t _{HSCLK}	Data hold time from falling edge of SCLK	40	-	-	ns	
F _{SCLK}	Frequency of SCLK	0	-	8	MHz	
t _{ERASEB}	Flash erase time (Block)	-	10	-	ms	
t _{WRITE}	Flash block write time	-	40	-	ms	
t _{DSCLK}	Data out delay from falling edge of SCLK	-	_	45	ns	3.6 < V _{DD}
t _{DSCLK3}	Data out delay from falling edge of SCLK	-	-	50	ns	$3.0 \le V_{DD} \le 3.6$
t _{DSCLK2}	Data out delay from falling edge of SCLK	-	-	70	ns	$2.4 \le V_{DD} \le 3.0$
t _{ERASEALL}	Flash erase time (Bulk)	-	20	-	ms	Erase all blocks and protection fields at once
t _{PROGRAM_HOT}	Flash block erase + Flash block write time	-	-	100	ms	$0 \ ^{\circ}C \le Tj \le 100 \ ^{\circ}C$
t _{PROGRAM_} COLD	Flash block erase + Flash block write time	-	-	200	ms	$-40 \ ^{\circ}C \leq Tj \leq 0 \ ^{\circ}C$

Table 25. AC Programming Specifications



AC I²C Specifications

Table 26 and Table 27 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

Table OC	10	Chavesteristics	af 4h a	120 004	and 001	Dine fe	
Table 26.	AC	Characteristics	or the	I-C SDA	and SCL	PINS TO	⊺ V _{DD} ≥ 3.0 V

Symbol	Description	Standa	rd Mode	Fast	Mode	Unite	Notos
Symbol	Description	Min	Max	Min	Max	Units	NOLES
F _{SCLI2C}	SCL clock frequency	0	100	0	400	kHz	
t _{HDSTAI2C}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs	
t _{LOWI2C}	LOW period of the SCL clock	4.7	-	1.3	-	μs	
t _{HIGHI2C}	HIGH period of the SCL clock	4.0	-	0.6	-	μs	
t _{SUSTAI2C}	Setup time for a repeated START condition	4.7	-	0.6	-	μs	
t _{HDDATI2C}	Data hold time	0	-	0	-	μs	
t _{SUDATI2C}	Data setup time	250	-	100 ^[19]	-	ns	
t _{SUSTOI2C}	Setup time for STOP condition	4.0	-	0.6	-	μs	
t _{BUFI2C}	Bus free time between a STOP and START condition	4.7	-	1.3	-	μs	
t _{SPI2C}	Pulse width of spikes are suppressed by the input filter	-	-	0	50	ns	

Table 27. 2.7 V AC Characteristics of the I²C SDA and SCL Pins (Fast Mode not supported)

Symbol	Description	Standa	rd Mode	Fast	Mode	Unite	Notos
Symbol	Description	Min	Max	Min	Мах	Units	NOLES
F _{SCLI2C}	SCL clock frequency	0	100	-	-	kHz	
t _{HDSTAI2C}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	-	_	μs	
t _{LOWI2C}	LOW period of the SCL clock	4.7	-	-	-	μs	
t _{HIGHI2C}	HIGH period of the SCL clock	4.0	-	-	-	μs	
t _{SUSTAI2C}	Setup time for a repeated START condition	4.7	-	-	-	μs	
t _{HDDATI2C}	Data hold time	0	-	-	-	μs	
t _{SUDATI2C}	Data setup time	250	-	-	-	ns	
t _{SUSTOI2C}	Setup time for STOP condition	4.0	-	-	-	μs	
t _{BUFI2C}	Bus free time between a STOP and START condition	4.7	-	-	-	μs	
t _{SPI2C}	Pulse width of spikes are suppressed by the input filter.	-	-	-	-	ns	

Note 19. A Fast Mode I^2C bus device is used in a Standard Mode I^2C bus system but the requirement $T_{SUDAT} \ge 250$ ns is met. This automatically is the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + $T_{SUDAT} = 1000 + 250 = 1250$ ns (according to the Standard Mode I^2C bus specification) before the SCL line is released.





Figure 10. Definition for Timing for Fast or Standard Mode on the I²C Bus

AC SPI Specifications

Table 28. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency		-	_	12	MHz
DC	SCLK duty cycle		-	50	-	%
t _{SETUP}	MISO to SCLK setup time		40	_	-	ns
t _{HOLD}	SCLK to MISO hold time		40	_	-	ns
t _{OUT_VAL}	SCLK to MOSI valid time		-	_	40	ns
t _{о∪т_н}	MOSI high time		40	_	-	ns

Table 29. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
F _{SCLK}	SCLK clock frequency		-	-	4	MHz
t _{LOW}	SCLK low time		41.67	-	-	ns
t _{HIGH}	SCLK high time		41.67	-	-	ns
t _{SETUP}	MOSI to SCLK setup time		30	-	-	ns
t _{HOLD}	SCLK to MOSI hold time		50	-	-	ns
t _{SS_MISO}	SS high to MISO valid		-	-	153	ns
t _{SCLK_MISO}	SCLK to MISO valid		-	-	125	ns
t _{SS_HIGH}	SS high time		-	-	50	ns
t _{SS_CLK}	Time from SS low to first SCLK		2/SCLK	-	-	ns
t _{CLK_SS}	Time from last SCLK to SS high		2/SCLK	-	-	ns



Ordering Information

Table 30 lists the CY8C20224, CY8C20324, CY8C20424, and CY8C20524 PSoC devices key package features and ordering codes.

Table 30.	PSoC Device Ke	v Features and	d Orderina	Information
	I GOO DEVICE INC	y i culuico un	a oracring	mormanon

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Maximum Number of Buttons	Maximum Number of Sliders	Maximum Number of LEDs	Configurable LED Behavior (Fade, Strobe)	Proximity Sensing
16-pin (3 × 3 mm 0.60 Max) COL	CY8C20224-12LKXI	8 K	512	10	1	13	Yes	Yes
16-pin (3 × 3 mm 0.60 Max) COL (Tape and Reel)	CY8C20224-12LKXIT	8 K	512	10	1	13	Yes	Yes
24-pin (4 × 4 mm 0.60 Max) QFN	CY8C20324-12LQXI	8 K	512	17	1	20	Yes	Yes
24-pin (4 × 4 mm 0.60 Max) QFN (Tape and Reel)	CY8C20324-12LQXIT	8 K	512	17	1	20	Yes	Yes
28-pin (210-Mil) SSOP	CY8C20524-12PVXI	8 K	512	21	1	24	Yes	Yes
28-pin (210-Mil) SSOP (Tape and Reel)	CY8C20524-12PVXIT	8 K	512	21	1	24	Yes	Yes
32-pin (5 × 5 mm 0.60 Max) QFN (Sawn)	CY8C20424-12LQXI	8 K	512	25	1	28	Yes	Yes
32-pin (5 × 5 mm 0.60 Max) QFN (Sawn)	CY8C20424-12LQXIT	8 K	512	25	1	28	Yes	Yes

Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

Ordering Code Definitions







Thermal Impedances

Table 31. Thermal Impedances Per Package

Package	Typical θ _{JA} ^[20]
16-pin COL	46 °C/W
24-pin QFN ^[21]	25 °C/W
28-pin SSOP	96 °C/W
32-pin QFN ^[21]	27 °C/W
48-pin QFN ^[21]	28 °C/W

Solder Reflow Specifications

Table 32 lists the minimum solder reflow peak temperature to achieve good solderability.

Table 32. Solder Reflow Specifications

Package	Maximum Peak Temperature	Time at Maximum Peak Temperature
16-pin COL	260 °C	30 s
24-pin QFN	260 °C	30 s
28-pin SSOP	260 °C	30 s
32-pin QFN	260 °C	30 s
48-pin QFN	260 °C	30 s



Development Tool Selection

Software

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at http://www.cypress.com.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits are sold at the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- Two CY8C29466-24PXI 28-PDIP Chip Samples

Evaluation Tools

All evaluation tools are sold at the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack



Acronyms

Acronyms Used

Table 34 lists the acronyms that are used in this document.

Table 34. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	OCD	on-chip debug
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PGA	programmable gain amplifier
CPU	central processing unit	POR	power on reset
EEPROM	electrically erasable programmable read-only memory	PPOR	precision power on reset
GPIO	general purpose I/O	PSoC®	Programmable System-on-Chip
ICE	in-circuit emulator	PWM	pulse width modulator
IDAC	current DAC	QFN	quad flat no leads
IDE	integrated development environment	SLIMO	slow IMO
ILO	internal low speed oscillator	SPI™	serial peripheral interface
IMO	internal main oscillator	SRAM	static random access memory
I/O	input/output	SROM	supervisory read only memory
ISSP	in-system serial programming	SSOP	shrink small-outline package
LCD	liquid crystal display	USB	universal serial bus
LDO		WDT	watchdog timer
LED	light-emitting diode	WLCSP	wafer level chip scale package
LVD	low voltage detect	XRES	external reset
MCU	microcontroller unit		•

Reference Documents

PSoC[®] CY8C20x34 and PSoC[®] CY8C20x24 Technical Reference Manual (TRM) – 001-13033

Design Aids – Reading and Writing $PSoC^{(8)}$ Flash – AN2015 (001-40459)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at http://www.amkor.com.



Document Conventions

Units of Measure

Table 35 lists the units of measures.

Table 35. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	ms	millisecond
pF	picofarad	ns	nanosecond
kHz	kilohertz	ps	picosecond
MHz	megahertz	μV	microvolts
kΩ	kilohm	mV	millivolts
Ω	ohm	V	volts
μA	microampere	W	watt
mA	milliampere	mm	millimeter
nA	nanoampere	%	percent
μs	microsecond		

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.

Glossary

active high	 A logic signal having its asserted state as the logic 1 state. A logic signal having the logic 1 state as the higher voltage of the two states.
analog blocks	The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
analog-to-digital (ADC)	A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.
Application programming interface (API)	A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.
asynchronous	A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.
Bandgap reference	A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.
bandwidth	 The frequency range of a message or information processing system measured in hertz. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.
bias	 A systematic deviation of a value from a reference value. The amount by which the average of a set of values departs from a reference value. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.



Glossary (continued)

block	 A functional unit that performs a single function, such as an oscillator. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or
	an analog PSoC block.
buffer	 A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which data is written.
	2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
	3. An amplifier used to lower the output impedance of a system.
bus	1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
	2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
	3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.
duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.



Document History Page (continued)

Document Title: CY8C20224/CY8C20324/CY8C20424/CY8C20524, CapSense [®] PSoC [®] Programmable System-on-Chip™ Document Number: 001-41947				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*L	3638597	BVI	06/06/2012	Updated Getting Started: Updated description. Updated Application Notes: Updated Development Kits: Updated description. Updated description. Updated description. Updated CYPros Consultants: Updated description. Updated Solutions Library: Updated description. Updated Technical Support: Updated Technical Support: Updated Table 28: Renamed "t _{OUT_HIGH} " as "t _{OUT_H} " in "Symbol" column. Updated Table 29: Removed t _{SCLK} parameter and its details. Added F _{SCLK} parameter and its details. Updated Packaging Dimensions: spec 001-09116 – Changed revision from *E to *F. spec 001-13937 – Changed revision from *D to *E. spec 001-12919 – Changed revision from *D to *E. spec 001-12919 – Changed revision from *B to *C. Updated Table 32: Replaced "Time at Maximum Temperature" with "Time at Maximum Peak Temperature" in column heading and updated details in that column. Updated PooC Designer: Updated PooC Designer: Updated PSoC Designer: Updated Reference Documents: Removed spec 001-17397 and spec 001-14503 from the list as these specs are obsolete.
*М	4311264	VAIR	03/19/2014	Updated Designing with PSoC Designer: Updated Configure User Modules: Updated description (Replaced references of PWM User Module with EzI2Cs User Module). Updated Packaging Dimensions: spec 001-09116 – Changed revision from *F to *J. spec 001-13937 – Changed revision from *D to *E. spec 001-48913 – Changed revision from *B to *D. spec 001-12919 – Changed revision from *C to *D.
*N	5625819	DCHE	02/09/2017	Updated Packaging Dimensions: spec 001-13937 – Changed revision from *E to *F. spec 51-85079 – Changed revision from *E to *F. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is oftware provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-41947 Rev. *N

Revised February 9, 2017

Page 41 of 41

PSoC Designer™ is a trademark and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation. Purchase of I²C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.