



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Last Time Buy  |
|----------------------------|--|
| Core Processor             | XC800  |
| Core Size                  | 8-Bit  |
| Speed                      | 24MHz  |
| Connectivity               | I <sup>2</sup> C, SSC, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, LED, POR, PWM, WDT                                   |
| Number of I/O              | 13   |
| Program Memory Size        | 4KB (4K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 512 x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V  |
| Data Converters            | A/D 4x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 16-TSSOP (0.173", 4.40mm Width)  |
| Supplier Device Package    | PG-TSSOP-16  |
| Purchase URL               | https://www.e-xfl.com/product-detail/infineon-technologies/xc8221friaafxuma1 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2011-10 Published by Infineon Technologies AG 81726 Munich, Germany © 2011 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



8-Bit Single-Chip Microcontroller

Data Sheet V1.2 2011-10

# Microcontrollers



#### XC822/824 Data Sheet

# Revision History: V1.2 2011-10

| Previous | Versions: | V1.1 |  |
|----------|-----------|------|--|
|----------|-----------|------|--|

| Page    | Subjects (major changes since last revision)                                      |
|---------|---|
| Page 3  | A new variant (SAK-XC822MT-0FRA) was added in Table 2.                            |
| Page 19 | Added a new chip identification number for variant (SAK-XC822MT-0FRA) in Table 5. |

#### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com

| $\searrow$       |  |
|------------------|--|
| $\bigtriangleup$ |  |



## Summary of Features

# **1** Summary of Features

The XC822/824 has the following features:

- High-performance XC800 Core
  - compatible with standard 8051 processor
  - two clocks per machine cycle architecture (for memory access without wait state)
  - two data pointers
- On-chip memory
  - 8 Kbytes of Boot ROM, Library ROM and User routines
  - 256 bytes of RAM
  - 256 bytes of XRAM
  - 2/4 Kbytes of Flash (includes memory protection strategy)
- I/O port supply at 2.5 V 5.5 V and core logic supply at 2.5 V (generated by embedded voltage regulator)

|                      |                                   |                   |                                |                        |                             |        | 7                |
|----------------------|-----------------------------------|-------------------|--------------------------------|------------------------|-----------------------------|--------|------------------|
| 2/4K Bytes<br>Flash  | LED and Touch Sense<br>Controller |                   | IIC                            | UART                   | SSC                         | Port 0 | 7-bit Digital VO |
| Boot ROM<br>8K Bytes | VCOO                              | ) Coro            | Capture/Compare Unit<br>16-bit |                        | On-Chip<br>Debug<br>Support | Port 1 | 6-bit Digital VO |
| XRAM<br>256 Bytes    | XC800                             | XC800 Core        |                                | Compare Unit<br>16-bit |                             | Port 2 | 4-bit Digital/   |
| RAM<br>256 Bytes     | Timer 0<br>16-bit                 | Timer 1<br>16-bit | Timer 2<br>16-bit              | Real-Time<br>Clock     | Watchdog<br>Timer           | MDU    |                  |
|                      |                                   |                   |                                |                        |                             |        | -                |

# Figure 1 XC822/824 Functional Units

- Power-on reset generation
- Brownout detection for IO supply and core logic supply
- 48 MHz on-chip OSC for clock generation
   Loss-of-Clock detection

(more features on next page)



**General Device Information** 

# 2.3 Pin Configuration

The pin configuration of the XC822 in Figure 4.



Figure 4 XC822 Pin Configuration, PG-TSSOP-16 Package (top view)



# **General Device Information**

# Table 3Pin Definitions and Functions for XC822/824

| Symbol | Pin<br>Number<br>DSO20/<br>TSSOP16 | Туре | Reset<br>State | Function |  |
|--------|------------------------------------|------|----------------|----------|--|
| P0.1   | 16/13                              |      | Hi-Z           | T0_0     | Timer 0 Input                                      |
|        |                                    |      |                | CC61_1   | Input/Output of Capture/Compare channel 1          |
|        |                                    |      |                | MTSR_3   | SSC Slave Receive Input                            |
|        |                                    |      |                | MRST_2   | SSC Master Receive Input/<br>Slave Transmit Output |
|        |                                    |      |                | T13HR_0  | CCU6 Timer 13 Hardware Run<br>Input                |
|        |                                    |      |                | CCPOS1_0 | CCU6 Hall Input 1                                  |
|        |                                    |      |                | TSIN1    | Touch-sense Input 1                                |
|        |                                    |      |                | LINE1    | LED Line 1   |
| P0.2   | 17/14                              |      | Hi-Z           | T1_0     | Timer 1 Input                                      |
|        |                                    |      |                | CC62_1   | Input/Output of Capture/Compare channel 2          |
|        |                                    |      |                | SCL_1    | IIC Clock Line                                     |
|        |                                    |      |                | CCPOS2_0 | CCU6 Hall Input 2                                  |
|        |                                    |      |                | TSIN2    | Touch-sense Input 2                                |
|        |                                    |      |                | LINE2    | LED Line 2   |
| P0.3   | 18/15                              |      | Hi-Z           | CC60_1   | Input/Output of Capture/Compare channel 0          |
|        |                                    |      |                | SDA_1    | IIC Data Line                                      |
|        |                                    |      |                | CTRAP_0  | CCU6 Trap Input                                    |
|        |                                    |      |                | TSIN3    | Touch-sense Input 3                                |
|        |                                    |      |                | LINE3    | LED Line 3   |



# **General Device Information**

# Table 3Pin Definitions and Functions for XC822/824

| Symbol | Pin<br>Number<br>DSO20/<br>TSSOP16 | Туре | Reset<br>State | Function  |  |
|--------|------------------------------------|------|----------------|---|--|
| P0.6   | 1/2                                |      | PU             | SPD_0   | SPD Input/Output   |
|        |                                    |      |                | RXD_1   | UART Receive Input/<br>UART BSL Receive Input  |
|        |                                    |      |                | SDA_0   | IIC Data Line  |
|        |                                    |      |                | MTSR_1  | SSC Slave Receive Input  |
|        |                                    |      |                | MRST_0  | SSC Master Receive Input/<br>Slave Transmit Output   |
|        |                                    |      |                | EXINT0_1  | External Interrupt Input 0   |
|        |                                    |      |                | T2EX_0  | Timer 2 External Trigger Input   |
|        |                                    |      |                | TSIN6   | Touch-sense Input 6  |
|        |                                    |      |                | LINE6   | LED Line 6   |
|        |                                    |      |                | TXD_0   | UART Transmit Output/<br>1-wire UART BSL Transmit Output   |
|        |                                    |      |                | COL2_1  | LED Column 2   |
|        |                                    |      |                | COLA_1  | LED Column A   |
| P1     |                                    | I/O  |                | <b>Port 1</b><br>Port 1 is a bio<br>It can be use<br>LEDTSCU, S | directional general purpose I/O port.<br>ed as alternate functions for CCU6,<br>SPD, UART and Timer 2. |
| P1.0   | 8/7                                |      | Hi-Z           | SPD_1   | SPD Input/Output   |
|        |                                    |      |                | RXD_2   | UART Receive Input   |
|        |                                    |      |                | T2EX_2  | Timer 2 External Trigger Input   |
|        |                                    |      |                | EXINT0_2  | External Interrupt Input 0   |
|        |                                    |      |                | COL0_0  | LED Column 0   |
|        |                                    |      |                | COUT60_0  | Output of Capture/Compare<br>Channel 0   |
|        |                                    |      |                | TXD_1   | UART Transmit Output   |



## **General Device Information**

#### Table 3Pin Definitions and Functions for XC822/824

| Symbol                                 | Pin<br>Number<br>DSO20/<br>TSSOP16 | Туре | Reset<br>State | Function                               |   |  |  |  |
|--|------------------------------------|------|----------------|--|---|--|--|--|
| P2.3                                   | 4/3                                |      | Hi-Z           | CCPOS0_2                               | CCU6 Hall Input 0                                     |  |  |  |
|  |                                    |      |                | CTRAP_2                                | CCU6 Trap Input                                       |  |  |  |
|  |                                    |      |                | T2_2                                   | Timer 2 Input   |  |  |  |
|  |                                    |      |                | EXINT3                                 | External Interrupt Input 3                            |  |  |  |
|  |                                    |      |                | AN3                                    | Analog Input 3 /<br>Out of range comparator channel 3 |  |  |  |
| V <sub>DDP</sub>                       | 12/9                               | -    |                | I/O Port Supp                          | oly (2.5 V - 5.5 V)                                   |  |  |  |
| V <sub>DDC</sub>                       | 14/11                              | _    |                | Core Supply Output (2.5 V)             |   |  |  |  |
| V <sub>SSP</sub> /<br>V <sub>SSC</sub> | 13/10                              | _    |                | I/O Port Ground/<br>Core Supply Ground |   |  |  |  |

# 2.5 Memory Organization

The XC822/824 CPU operates in the following five address spaces:

- 8 Kbytes of Boot ROM, Library ROM and User routines
- 256 bytes of internal RAM
- 256 bytes of XRAM (XRAM can be read/written as program memory or external data memory)
- A 128-byte Special Function Register area
- 2/4 Kbytes of Flash

**Figure 6** illustrates the memory address spaces of the 2 Kbyte Flash devices. There are two 1-Kbyte sectors in this device. **Figure 7** illustrates the memory address spaces of the 4 Kbyte Flash devices. This device has two 1-Kbyte sectors, two 512-byte sectors, two 256-byte sectors and four 128-byte sectors. **Figure 8** shows the Flash sectorization for 2 Kbyte and 4 Kbyte Flash devices.



# 3 Electrical Parameters

**Chapter 3** provides the characteristics of the electrical parameters which are implementation-specific for the XC822/824.

# 3.1 General Parameters

The general parameters are described here to aid the users in interpreting the parameters mainly in **Section 3.2** and **Section 3.3**.

# 3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XC822/824 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

- CC
  - These parameters indicate **C**ontroller **C**haracteristics, which are distinctive features of the XC822/824 and must be regarded for a system design.
- SR
  - These parameters indicate System Requirements, which must be provided by the microcontroller system in which the XC822/824 is designed in.



# 3.2.3 ADC Characteristics

The values in **Table 10** are given for an analog power supply of 5.0 V. The ADC can be used with an analog power supply down to 3 V. But in this case, analog parameters may show a reduced performances. In the reduced voltage mode (2.5 V <  $V_{\text{DDP}}$  < 3 V), the ADC is not recommended to be used.

| Parameter                            | Symbol               |    | Li                     | mit Va         | lues              | Unit  | Test Conditions /   |
|--------------------------------------|----------------------|----|------------------------|----------------|-------------------|-------|---|
|                                      |                      |    | Min.                   | Min. Typ. Max. |                   | -     | Remarks   |
| Analog reference voltage             | $V_{AREF}$           |    | -                      | $V_{DDP}$      | -                 | V     | Connect internally to $V_{\text{DDP}}$                          |
| Analog reference ground              | $V_{AGND}$           |    | _                      | $V_{\rm SSP}$  | _                 | V     | Connect internally to $V_{\rm SSP}$                             |
| Alternate analog<br>reference ground | V <sub>AGNDALT</sub> | SR | V <sub>SSP</sub> - 0.1 | _              | 2.5 <sup>1)</sup> | V     | Connect to AN0 in differential mode, See Figure 10.             |
| Internal voltage reference           | VINTREF              | SR | 1.19                   | 1.23           | 1.28              | V     | 3)  |
| Analog input<br>voltage range        | V <sub>AIN</sub>     | SR | $V_{AGND}$             | -              | $V_{AREF}$        | V     | -   |
| ADC clock                            | f <sub>adci</sub>    |    | 8                      | -              | 16                | MHz   | internal analog<br>clock  |
| Sample time                          | t <sub>S</sub>       | CC | (2 + IN)<br>$t_{ADCI}$ | PCR0.          | STC) ×            | μS    | -   |
| Conversion time                      | t <sub>C</sub>       | CC | See Se                 | ection         | 3.2.3.1           | μs    | -   |
| Total unadjusted error               | TUE <sup>2)</sup>    | CC | _                      | _              | ±1                | LSB8  | 8-bit conversion<br>with internal<br>reference <sup>3)</sup>    |
|                                      |                      |    | _                      | _              | +4/-1             | LSB10 | 10-bit conversion<br>with internal<br>reference <sup>3)4)</sup> |
|                                      |                      |    | _                      | _              | +14/-2            | LSB12 | 12-bit conversion<br>using the Low<br>Pass Filter <sup>3)</sup> |
| Differential<br>Nonlinearity         | EADNL                | CC | -                      | -              | +1.5/ -1          | LSB   | 10-bit conversion <sup>3)</sup>                                 |

| Table 10 | ADC Characteristics | <b>Operating Conditions</b> | apply; $V_{\text{DDP}} = 5 \text{ V}$ ) |
|----------|---------------------|-----------------------------|---|
|          |                     | operating conditions        |   |



| Table to $ADO$ on a detensities (operating conditions apply, $V_{DDP} = 5 V_{f}$ |                    |    |      |        |      |      |                                 |  |
|--|--------------------|----|------|--------|------|------|---------------------------------|--|
| Parameter  | Symbol             |    | Li   | mit Va | lues | Unit | Test Conditions /               |  |
|  |                    |    | Min. | Тур.   | Max. | -    | Remarks                         |  |
| Integral<br>Nonlinearity   | EA <sub>INL</sub>  | CC | -    | _      | ±1.5 | LSB  | 10-bit conversion <sup>3)</sup> |  |
| Offset   | EAOFF              | CC | _    | +4     | -    | LSB  | 10-bit conversion <sup>3)</sup> |  |
| Gain   | EAGAIN             | CC | _    | -4     | -    | LSB  | 10-bit conversion <sup>3)</sup> |  |
| Switched capacitance at an analog input  | C <sub>AINSW</sub> | CC | _    | 2      | 3    | pF   | 3)5)                            |  |
| Total capacitance at an analog input   | $C_{AINT}$         | CC | _    | _      | 12   | pF   | 3)5)                            |  |
| Input resistance<br>of an analog input   | R <sub>AIN</sub>   | CC | -    | 1.5    | 2    | kΩ   | 3)                              |  |

## Table 10ADC Characteristics (Operating Conditions apply; $V_{DDP} = 5$ V)

1) 1.2 V at  $V_{\text{DDP}}$  = 3.0 V.

2) TUE is tested at  $V_{\text{AREF}} = V_{\text{DDP}} = 5.0 \text{ V}$  and CPU clock ( $f_{\text{SCLK, CCLK}}$ ) = 8 MHz.

3) Not subject to production test, verified by design/characterization.

If a reduced positive reference voltage is used, TUE will increase. If the positive reference is reduced by a factor of K, the TUE will increased by 1/K. Example:K = 0.8, 1/K = 1.25; 1.25 X TUE = 2.5 LSB10.

5) The sampling capacity of the conversion C-Network is pre-charged to  $V_{AREF}/2$  before connecting the input to the C-Network. Because of the parasitic elements, the voltage measured at ANx is lower than  $V_{AREF}/2$ .



# 3.2.4 Flash Memory Parameters

The XC822/824 is delivered with all Flash sectors erased (read all zeros).

The data retention time of the XC822/824's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

Note: Flash memory parameters are not subject to production test but verified by design and/or characterization.

| Parameter                           | Symbol            |    | Lin  | Limit Values |      |    | Remarks            |
|-------------------------------------|-------------------|----|------|--------------|------|----|--------------------|
|                                     |                   |    | Min. | Тур.         | Max. |    |                    |
| Read access time<br>(per byte)      | t <sub>ACC</sub>  | CC | _    | 125          | _    | ns |                    |
| Programming time<br>(per wordline)  | t <sub>PR</sub>   | CC | _    | 2.2          | _    | ms |                    |
| Erase time<br>(one or more sectors) | t <sub>ER</sub>   | CC | _    | 120          | _    | ms |                    |
| Flash wait states                   | $N_{\rm WSFLASH}$ | CC |      | 0            |      |    | CPU clock = 8 MHz  |
|                                     |                   |    |      | 1            |      |    | CPU clock = 24 MHz |

#### Table 12Flash Timing Parameters (Operating Conditions apply)

#### Table 13 Flash Data Retention and Endurance (Operating Conditions apply)

| Retention | Endurance <sup>1)</sup> | Size           | Remarks |
|-----------|-------------------------|----------------|---------|
| 20 years  | 1,000 cycles            | up to 8 Kbytes |         |
| 5 years   | 10,000 cycles           | 1 Kbyte        |         |
| 2 years   | 70,000 cycles           | 512 bytes      |         |
| 2 years   | 100,000 cycles          | 128 bytes      |         |

1) One cycle refers to the programming of all wordlines in a sector and erasing of sector. The Flash endurance data specified in **Table 13** is valid only if the following conditions are fulfilled:

- the maximum number of erase cycles per Flash sector must not exceed 100,000 cycles.

- the maximum number of erase cycles per Flash bank must not exceed 300,000 cycles.

- the maximum number of program cycles per Flash bank must not exceed 2,500,000 cycles.



# Table 14Emulated Flash Data Retention and Endurance based on EEPROM<br/>Emulation ROM Library (Operating Conditions apply)1)

| Retention | Endurance <sup>2)</sup> | Emulation Size | Remarks |
|-----------|-------------------------|----------------|---------|
| 2 years   | 1,600,000 cycles        | 31 bytes       |         |
| 2 years   | 1,400,000 cycles        | 62 bytes       |         |
| 2 years   | 1,200,000 cycles        | 93 bytes       |         |
| 2 years   | 1,000,000 cycles        | 124 bytes      |         |

1) EEPROM Emulation ROM Library can only be used in the 4 Kbyte Flash variant.

2) These values show the maximum endurance. Maximum endurance is the maximum possible unique data write if each data update is only 31 bytes. Minimum endurance cycle is the maximum possible unique data write if each data update is the same as the emulation size. The minimum endurance cycle can be calculated using the formulae [(max. endurance)\*(31)/(emulation size)].



# 3.2.5 Power Supply Current

Table 15 provides the characteristics of the power supply current in the XC822/824.

| Parameter         | Symbol            | Lim  | it Values | Unit | Test Condition                          |  |
|-------------------|-------------------|------|-----------|------|---|--|
|                   |                   | Тур. | Max.      |      |   |  |
| Active Mode       | I <sub>DDPA</sub> | 21   | 25        | mA   | 5 V / 3.3 V <sup>3)</sup>               |  |
|                   |                   | 14   | 18        | mA   | 5 V / 3.3 V <sup>4)</sup>               |  |
|                   |                   | _    | 5         | mA   | 2.5 V <sup>5)</sup>                     |  |
| Idle Mode         | I <sub>DDPI</sub> | 16   | 20        | mA   | 5 V / 3.3 V <sup>6)</sup>               |  |
|                   |                   | _    | 5         | mA   | 2.5 V <sup>5)</sup>                     |  |
| Power Down Mode 1 | I <sub>PDP1</sub> | 3    | 5         | μA   | $T_A = 25 ^{\circ} ^{(7)}$              |  |
|                   |                   | _    | 28        | μA   | $T_A = 85 ^{\circ} \mathrm{C}^{(7)8)9}$ |  |
| Power Down Mode 2 | I <sub>PDP2</sub> | 5    | 7         | μA   | $T_A = 25 ^{\circ} ^{(7)}$              |  |
|                   |                   | _    | 30        | μA   | $T_A = 85 ^{\circ} \mathrm{C}^{7(8)}$   |  |

 Table 15
 Power Consumption Parameters<sup>1) 2)</sup>(Operating Conditions apply)

1) The typical values are measured at  $T_A = +25 \text{ °C}$  and  $V_{DDP} = 5 \text{ V}$  and 3.3 V.

- 2) The maximum values are measured under worst case conditions ( $T_A = +125 \text{ °C}$  and  $V_{DDC} = 5 \text{ V}$ ) unless stated otherwise.
- *I*<sub>DDPA</sub> (active mode) is measured with: CPU clock and input clock to all peripherals running at 24 MHz (CLKMODE=0).
- I<sub>DDPA</sub> (active mode) is measured with: CPU clock and input clock to all peripherals running at 8 MHz (CLKMODE=1).
- 5) This value is based on the maximum load capacity of EVR during  $V_{\text{DDP}} = 2.5$  V. Not subject to production test, verified by design/characterisation.
- I<sub>DDPI</sub> (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 24 MHz (CLKMODE=0).
- 7)  $I_{PDP1}$  and  $I_{PDP2}$  is measured at 5 V and 3.3 V with: wake-up port is programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.
- 8) Not subject to production test, verified by design/characterisation.
- 9)  $I_{PDP1}$  and  $I_{PDP2}$  has a maximum values of 100 uA at  $T_A = + 125 \text{ °C}$ .



# 3.3.3 Oscillator Timing and Wake-up Timing

**Table 19** provides the characteristics of the power-on reset, PLL and Wake-up timings in the XC822/824.

# Table 19 Power-On Reset Wake-up Timing<sup>1)</sup> (Operating Conditions apply)

| Parameter                           | Symbol                |    | Limit Values |      |      | Unit | Test Conditions |
|-------------------------------------|-----------------------|----|--------------|------|------|------|-----------------|
|                                     |                       |    | Min.         | Тур. | Max. |      |                 |
| 48 MHz Oscillator<br>start-up time  | t <sub>48MOSCST</sub> | CC | _            | _    | 13   | μS   |                 |
| 75 KHz Oscillator start-<br>up time | t <sub>75KOSCST</sub> | CC | _            | -    | 800  | μS   |                 |
| Flash initialization time           | t <sub>FINT</sub>     | CC | -            | 160  | _    | μS   |                 |

1) Not subject to production test, verified by design/characterisation.

# 3.3.4 On-Chip Oscillator Characteristics

Table 20 provides the characteristics of the 48 MHz oscillator in the XC822/824.

| Parameter   | Symbol           |    | Lin    | nit Val | ues   | Unit | Test Conditions   |  |
|---|------------------|----|--------|---------|-------|------|---|--|
|   |                  |    | Min.   | Тур.    | Max.  |      |   |  |
| Nominal frequency   | f <sub>nom</sub> | CC | -0.5 % | 48      | +0.5% | MHz  | under nominal<br>conditions <sup>1)</sup> after<br>trimming                             |  |
| Long term<br>frequency deviation  | $\Delta f_{LT}$  | CC | -2.0   | _       | 3.0   | %    | with respect to $f_{\rm NOM}$ , over<br>lifetime and temperature<br>(0 °C to 85 °C)     |  |
|   |                  |    | -4.5   | _       | 4.5   | %    | with respect to $f_{\rm NOM}$ , over<br>lifetime and temperature<br>(-40 °C to 125 °C)  |  |
| Short term<br>frequency deviation<br>(over core supply<br>voltage <sup>2)</sup> ) | $\Delta f_{ST}$  | CC | -1     | -       | 1     | %    | with respect to <i>f</i> <sub>NOM</sub> ,<br>within one LIN message<br>(< 10 ms 100 ms) |  |

# Table 20 48 MHz Oscillator Characteristics (Operating Conditions apply)

1) Nominal condition:  $V_{\text{DDC}} = 2.5 \text{ V}, T_{\text{A}} = +25^{\circ}\text{C}.$ 

2) Core voltage supply,  $V_{\text{DDC}} = 2.5 \text{ V} \pm 7.5\%$ .



Table 21 provides the characteristics of the 75 kHz oscillator in the XC822/824.

| Parameter                         | Symbol              |    | Limit Values |      |      | Unit | Test Conditions  |  |
|-----------------------------------|---------------------|----|--------------|------|------|------|--|--|
|                                   |                     |    | Min.         | Тур. | Max. |      |  |  |
| Nominal frequency                 | $f_{\rm NOM}$       | CC | -1%          | 75   | +1%  | KHz  | under nominal conditions <sup>1)</sup> after trimming                                  |  |
| Long term frequency deviation     | $\Delta f_{LT}$     | CC | -4.5         | _    | 4.5  | %    | with respect to $f_{\rm NOM}$ , over<br>lifetime and temperature<br>(-40 °C to 125 °C) |  |
| Short term<br>frequency deviation | $\Delta f_{\rm ST}$ | CC | -1.5         | _    | 1.5  | %    | with respect to $f_{NOM}$ , over<br>core supply voltage of<br>2.5 V ± 7.5%             |  |

| Table 21 | 75 kHz Oscillator Characteristics (Operating Conditions apply) |
|----------|--|
|----------|--|

1) Nominal condition:  $V_{\text{DDC}} = 2.5 \text{ V}, T_{\text{A}} = +25^{\circ}\text{C}.$ 



# 3.3.5.2 SSC Slave Mode Timing

Table 23 provides the SSC slave mode timing in the XC822/824.

| Table 23 | SSC Slave Mode | Timing <sup>1)</sup> (Operating | Conditions apply; CL = 50 pF) |
|----------|----------------|---------------------------------|-------------------------------|
|----------|----------------|---------------------------------|-------------------------------|

| Parameter            | Sym                   | bol | Limit                              | Unit |    |
|----------------------|-----------------------|-----|------------------------------------|------|----|
|                      |                       |     | Min.                               | Max. |    |
| SCLK clock period    | t <sub>0</sub>        | SR  | 4 * T <sub>SSC</sub> <sup>2)</sup> | _    | ns |
| MRST delay from SCLK | t <sub>1</sub>        | CC  | 0                                  | 20   | ns |
| MTSR setup to SCLK   | <i>t</i> <sub>2</sub> | SR  | 46                                 | -    | ns |
| MTSR hold from SCLK  | t <sub>3</sub>        | SR  | 0                                  | -    | ns |

1) Not subject to production test, verified by design/characterisation.

2)  $T_{SSCmin} = T_{CPU} = 1/f_{CPU}$ . When  $f_{CPU} = 24$  MHz,  $t_0 = 166.7$  ns.  $T_{CPU}$  is the CPU clock period.



Figure 17 SSC Slave Mode Timing



# Package and Quality Declaration

# 4.2 Package Outline

**Figure 18** and **Figure 19** shows the package outlines of the XC822 (TSSOP-16) and XC824 (DSO-20) devices respectively.



Figure 18 PG-TSSOP-16-1 Package Outline



# **Package and Quality Declaration**



Figure 19 PG-DSO-20-45 Package Outline



# Package and Quality Declaration

# 4.3 Quality Declaration

Table 25 shows the characteristics of the quality parameters in the XC822/824.

# Table 25 Quality Parameters

| Parameter  | Symbol           | Limit Va | lues   | Unit  | Notes                                  |
|--|------------------|----------|--------|-------|--|
|  |                  | Min.     | Max.   |       |  |
| Operation Lifetime when  | t <sub>OP1</sub> | -        | 1500   | hours | $T_{\rm J} = 150^{\circ}{\rm C}$       |
| the device is used at the three stated $T^{(1)}$                           |                  | -        | 15000  | hours | $T_{\rm J} = 110^{\circ}{\rm C}$       |
|  |                  | -        | 1500   | hours | $T_{\rm J}$ = -40°C                    |
| Operation Lifetime when<br>the device is used at the<br>stated $T_J^{(1)}$ | t <sub>OP2</sub> | -        | 131400 | hours | $T_{\rm J} = 27^{\circ}{\rm C}$        |
| ESD susceptibility<br>according to Human Body<br>Model (HBM)               | V <sub>HBM</sub> | -        | 2000   | V     | Conforming to<br>EIA/JESD22-<br>A114-B |
| ESD susceptibility<br>according to Charged<br>Device Model (CDM) pins      | V <sub>CDM</sub> | -        | 500    | V     | Conforming to<br>JESD22-C101-C         |

1) This lifetime refers only to the time when device is powered-on.