

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Discontinued at Digi-Key
Core Processor	XC800
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SSC, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	13
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-16
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc822t1friaafxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 2 General Device Information

**Chapter 2** contains the block diagram, pin configurations, definitions and functions of the XC822/824.

## 2.1 Block Diagram

The block diagram of the XC822/824 is shown in Figure 2.



Figure 2 XC822/824 Block Diagram



## 2.3 Pin Configuration

The pin configuration of the XC822 in Figure 4.



Figure 4 XC822 Pin Configuration, PG-TSSOP-16 Package (top view)





The pin configuration of the XC824 in Figure 5.



Figure 5 XC824 Pin Configuration, PG-DSO-20 Package (top view)



## 2.4 Pin Definitions and Functions

The functions and default states of the XC822/824 external pins are provided in Table 3.

Symbol	Pin Number DSO20/ TSSOP16	Туре	Reset State	Function			
P0		I/O		<b>Port 0</b> Port 0 is a bidirectional general purpose I/O port. It can be used as alternate functions for LEDTSCU, Timer 0, 1 and 2, SSC, CCU6, IIC, SPD and UART.			
P0.0	15/12		Hi-Z	T2_0	Timer 2 Input		
				T13HR_1	CCU6 Timer 13 Hardware Run Input		
				MTSR_2	SSC Master Transmit Output/ Slave Receive Input		
				MRST_3	SSC Master Receive Input		
				T12HR_0	CCU6 Timer 12 Hardware Run Input		
				CCPOS0_0	CCU6 Hall Input 0		
				TSIN0	Touch-sense Input 0		
				LINE0	LED Line 0		
				COUT61_1	Output of Capture/Compare Channel 1		



#### **General Device Information**

Symbol	Pin Number DSO20/ TSSOP16	Туре	Reset State	Function	
P0.4	19/16		PD	T2EX_1	Timer 2 External Trigger Input
				SCK_0	SSC Clock Input/Output
				SCL_0	IIC Clock Line
				CTRAP_1	CCU6 Trap Input
				EXINT1_0	External Interrupt Input 1
				TSIN4	Touch-sense Input 4
				LINE4	LED Line 4
				EXF2_0	Timer 2 Overflow Flag
				COL0_1	LED Column 0
				COL3_1	LED Column 3
				COLA_2	LED Column A
P0.5	20/1		Hi-Z	RXD_0	UART Receive Input
				RTCCLK	RTC External Clock Input
				MTSR_0	SSC Master Transmit Output/ Slave Receive Input
				MRST_1	SSC Master Receive Input
				EXINT0_0	External Interrupt Input 0
				TSIN5	Touch-sense Input 5
				LINE5	LED Line 5
				COUT62_1	Output of Capture/Compare Channel 2
				TXD_3	UART Transmit Output/ 2-wire UART BSL Transmit Output
				COL1_1	LED Column 1
				EXF2_2	Timer 2 Overflow Flag



#### **General Device Information**

Symbol	Pin Number DSO20/ TSSOP16	Туре	Reset State	Function		
P0.6	1/2		PU	SPD_0	SPD Input/Output	
				RXD_1	UART Receive Input/ UART BSL Receive Input	
				SDA_0	IIC Data Line	
				MTSR_1	SSC Slave Receive Input	
				MRST_0	SSC Master Receive Input/ Slave Transmit Output	
				EXINT0_1	External Interrupt Input 0	
				T2EX_0	Timer 2 External Trigger Input	
				TSIN6	Touch-sense Input 6	
				LINE6	LED Line 6	
				TXD_0	UART Transmit Output/ 1-wire UART BSL Transmit Output	
				COL2_1	LED Column 2	
				COLA_1	LED Column A	
P1		I/O		<b>Port 1</b> Port 1 is a bidirectional general purpose I/O port. It can be used as alternate functions for CCU6, LEDTSCU, SPD, UART and Timer 2.		
P1.0	8/7		Hi-Z	SPD_1	SPD Input/Output	
				RXD_2	UART Receive Input	
				T2EX_2	Timer 2 External Trigger Input	
				EXINT0_2	External Interrupt Input 0	
				COL0_0	LED Column 0	
				COUT60_0	Output of Capture/Compare Channel 0	
				TXD_1	UART Transmit Output	



#### **General Device Information**

Symbol	Pin Number DSO20/ TSSOP16	Туре	Reset State	Function	
P2.0	7/6		Hi-Z	CCPOS0_1	CCU6 Hall Input 0
				T12HR_2	CCU6 Timer 12 Hardware Run Input
				T13HR_2	CCU6 Timer 13 Hardware Run Input
				T2EX_3	Timer 2 External Trigger Input
				T2_1	Timer 2 Input
				EXINT0_3	External Interrupt Input 0
				AN0	Analog Input 0 / Out of range comparator channel 0
P2.1	6/5		Hi-Z	CCPOS1_1	CCU6 Hall Input 1
				RXD_3	UART Receive Input
				MTSR_4	Slave Receive Input
				T0_1	Timer 0 Input
				EXINT1_1	External Interrupt Input 1
				AN1	Analog Input 1 / Out of range comparator channel 1
P2.2	5/4		Hi-Z	CCPOS2_1	CCU6 Hall Input 2
				T12HR_3	CCU6 Timer 12 Hardware Run Input
				T13HR_3	CCU6 Timer 13 Hardware Run Input
				SCK_1	SSC Clock Input/Output
				T1_1	Timer 1 Input
				EXINT2	External Interrupt Input 2
				AN2	Analog Input 2 / Out of range comparator channel 2



#### **General Device Information**

#### Table 3Pin Definitions and Functions for XC822/824

Symbol	Pin Number DSO20/ TSSOP16	Туре	Reset State	Function			
P2.3	4/3		Hi-Z	CCPOS0_2	CCU6 Hall Input 0		
				CTRAP_2	CCU6 Trap Input		
				T2_2	Timer 2 Input		
				EXINT3	External Interrupt Input 3		
				AN3	Analog Input 3 / Out of range comparator channel 3		
V <sub>DDP</sub>	12/9	-		I/O Port Supp	oly (2.5 V - 5.5 V)		
V <sub>DDC</sub>	14/11	_		Core Supply Output (2.5 V)			
V <sub>SSP</sub> / V <sub>SSC</sub>	13/10	_		I/O Port Ground/ Core Supply Ground			

#### 2.5 Memory Organization

The XC822/824 CPU operates in the following five address spaces:

- 8 Kbytes of Boot ROM, Library ROM and User routines
- 256 bytes of internal RAM
- 256 bytes of XRAM (XRAM can be read/written as program memory or external data memory)
- A 128-byte Special Function Register area
- 2/4 Kbytes of Flash

**Figure 6** illustrates the memory address spaces of the 2 Kbyte Flash devices. There are two 1-Kbyte sectors in this device. **Figure 7** illustrates the memory address spaces of the 4 Kbyte Flash devices. This device has two 1-Kbyte sectors, two 512-byte sectors, two 256-byte sectors and four 128-byte sectors. **Figure 8** shows the Flash sectorization for 2 Kbyte and 4 Kbyte Flash devices.



### 3.1.2 Absolute Maximum Rating

Maximum ratings are the extreme limits to which the XC822/824 can be subjected to without permanent damage.

Parameter	Symbol	Limit	Values	Unit	Notes
		Min.	Max.		
Ambient temperature	T <sub>A</sub>	-40	125	°C	under bias
Storage temperature	T <sub>ST</sub>	-65	150	°C	-
Junction temperature	TJ	-40	150	°C	under bias
Voltage on power supply pin with respect to $V_{\rm SS}$	V <sub>DDP</sub>	-0.5	6	V	
Input current on any pin during overload condition	I <sub>IN</sub>	-10	10	mA	
Absolute sum of all input currents during overload condition	$\Sigma  I_{\sf IN} $	_	50	mA	

Table 6Absolute Maximum Rating Parameters

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( $V_{IN} > V_{DDP}$  or  $V_{IN} < V_{SS}$ ) the voltage on  $V_{DDP}$  pin with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.



Table 8	Input/Output Characteristics of XC822/XC824 (Operating Conditions
	apply) (cont'd)

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			Min.	Max.			
Pull-down current on	$I_{\rm PDP}$	CC	_	20	μA	V <sub>IL,max</sub> (5 V)	
port pins			150	_	μA	V <sub>IH,min</sub> (5 V)	
			_	5	μA	$V_{\rm IL,max}$ (3.3 V)	
			100	_	μA	V <sub>IH,min</sub> (3.3 V)	
Input leakage current on port pins <sup>2)</sup>	I <sub>OZP</sub>	СС	-1	1	μA	$0 < V_{IN} < V_{DDP},$ $T_A \le 125 \ ^{\circ}C$	
Overload current on any pin	I <sub>ovp</sub>	SR	-5	5	mA	3)	
Absolute sum of overload currents	$\Sigma  I_{\rm OV} $	SR	_	25	mA	3)	
Voltage on any pin during $V_{\text{DDP}}$ power off	$V_{PO}$	SR	_	0.3	V	4)	
Maximum current per pin (excluding $V_{\text{DDP}}$ and $V_{\text{SS}}$ )	I <sub>M</sub>	SR	-15	25	mA		
Maximum current into $V_{\text{DDP}}$	$I_{\rm MVDDP}$	SR	_	80	mA	3)	
Maximum current out of $V_{\rm SS}$	I <sub>MVSS</sub>	SR	_	80	mA	3)	

1) Not subjected to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

2) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin.

3) Not subjected to production test, verified by design/characterization.

4) Not subjected to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V<sub>DDP</sub> is powered off.



## 3.2.3 ADC Characteristics

The values in **Table 10** are given for an analog power supply of 5.0 V. The ADC can be used with an analog power supply down to 3 V. But in this case, analog parameters may show a reduced performances. In the reduced voltage mode (2.5 V <  $V_{\text{DDP}}$  < 3 V), the ADC is not recommended to be used.

Parameter	Symbol		Li	mit Va	lues	Unit	Test Conditions /
			Min.	Тур.	Max.	-	Remarks
Analog reference voltage	$V_{AREF}$		-	$V_{DDP}$	-	V	Connect internally to $V_{\text{DDP}}$
Analog reference ground	$V_{AGND}$		_	$V_{\rm SSP}$	_	V	Connect internally to $V_{\rm SSP}$
Alternate analog reference ground	V <sub>AGNDALT</sub>	SR	V <sub>SSP</sub> - 0.1	_	2.5 <sup>1)</sup>	V	Connect to AN0 in differential mode, See Figure 10.
Internal voltage reference	VINTREF	SR	1.19	1.23	1.28	V	3)
Analog input voltage range	V <sub>AIN</sub>	SR	$V_{AGND}$	-	$V_{AREF}$	V	-
ADC clock	f <sub>adci</sub>		8	-	16	MHz	internal analog clock
Sample time	t <sub>S</sub>	CC	(2 + IN) $t_{ADCI}$	PCR0.	STC) ×	μS	-
Conversion time	t <sub>C</sub>	CC	See Se	ection	3.2.3.1	μs	-
Total unadjusted error	TUE <sup>2)</sup>	CC	_	_	±1	LSB8	8-bit conversion with internal reference <sup>3)</sup>
			_	_	+4/-1	LSB10	10-bit conversion with internal reference <sup>3)4)</sup>
			_	_	+14/-2	LSB12	12-bit conversion using the Low Pass Filter <sup>3)</sup>
Differential Nonlinearity	EADNL	CC	-	-	+1.5/ -1	LSB	10-bit conversion <sup>3)</sup>

Table 10	ADC Characteristics	<b>Operating Conditions</b>	apply; $V_{\text{DDP}} = 5 \text{ V}$ )
		operating conditions	







# Figure 10 Differential like measurement with internal 1.2V voltage reference, and CH0 gnd.



Figure 11 ADC Input Circuits



# Table 14Emulated Flash Data Retention and Endurance based on EEPROM<br/>Emulation ROM Library (Operating Conditions apply)1)

Retention	Endurance <sup>2)</sup>	Emulation Size	Remarks
2 years	1,600,000 cycles	31 bytes	
2 years	1,400,000 cycles	62 bytes	
2 years	1,200,000 cycles	93 bytes	
2 years	1,000,000 cycles	124 bytes	

1) EEPROM Emulation ROM Library can only be used in the 4 Kbyte Flash variant.

2) These values show the maximum endurance. Maximum endurance is the maximum possible unique data write if each data update is only 31 bytes. Minimum endurance cycle is the maximum possible unique data write if each data update is the same as the emulation size. The minimum endurance cycle can be calculated using the formulae [(max. endurance)\*(31)/(emulation size)].



**Table 16** shows the maximum active current within the device in the reduced voltage condition of 2.5 V <  $V_{DDP}$  < 3.0 V. The active current consumption needs to be below the specified values as according to the  $V_{DDP}$  voltage. If the conditions are not met, a brownout reset may be triggered.

Table 16	Active Current Consum	ption in Reduced	Voltage Condition
----------	-----------------------	------------------	-------------------

V <sub>DDP</sub>	2.5 V	2.6 V	2.7 V	2.8 V
Maximum active current	7 mA	13 mA	20 mA	25 mA

**Table 17** provides the active current consumption of some modules operating at 8 MHz active mode, 3 V power supply at 25° C. The typical values shown are used as a reference guide for device operating in reduced voltage conditions.

Active Current	Symbol	Limit Values	Unit	Test Condition		
Consumption		Тур.				
Baseload current <sup>3)</sup>	I <sub>CPUDDC</sub>	5850	μA	Modules including Core, memories, UART, T0, T1 and EVR. Disable ADC analog (GLOBCTR.ANON = 0).		
ADC <sup>4)</sup>	I <sub>ADCDDC</sub>	3390	μΑ	Set PMCON1.ADC_DIS to 0 and GLOBECTR. ANON to 1		
SSC <sup>5)</sup>	ISSCDDC	460	μA	Set PMCON1.SSC_DIS to 0		
CCU6 <sup>6)</sup>	I <sub>CCU6DDC</sub>	3320	μA	Set PMCON1.CCU_DIS to 0		
Timer 2 <sup>7)</sup>	I <sub>T2DDC</sub>	200	μA	Set PMCON1.T2_DIS to 0		
MDU <sup>8)</sup>	IMDUDDC	1260	μA	Set PMCON1.MDU_DIS to 0		
LEDTSCU <sup>9)</sup>	ILEDDDC	520	μA	Set PMCON1.LTS_DIS to 0		
IIC <sup>10)</sup>	I <sub>IICDDC</sub>	580	μA	Set PMCON1.IIC_DIS to 0		

#### Table 17 Typical Active Current Consumption<sup>1) 2)</sup>

1) Modules that are controllable by programming the register PMCON1.

2) Not subject to production test, verified by design/characterisation.

3) Baseload current is measured when the device is running in user mode with an endless loop in the flash memory. All modules in register PMCON1 are disabled.

4) ADC active current is measured with: module enable, ADC analog clock at 8MHz, running in parallel conversion request in autoscan mode for 4 channels

5) SSC active curremt is measured with: module enabled, running in loop back mode at a baud rate of 1 MBaud

6) CCU6 active current is measured with: module enabled, all timers running in 8 MHz, 6 PWM outputs are generated.

7) Timer 2 active current is measured with: module enabled, timer running in 8 MHz

8) MDU active current is measured with: module enabled, division operation was performed.



#### **3.3** AC Parameters

The electrical characteristics of the AC Parameters are detailed in this section.

### 3.3.1 Testing Waveforms

The testing waveforms for rise/fall time, output delay and output high impedance are shown in **Figure 12**, **Figure 13** and **Figure 14**.



Figure 12 Rise/Fall Time Parameters



Figure 13 Testing Waveform, Output Delay



Figure 14 Testing Waveform, Output High Impedance



### 3.3.2 Output Rise/Fall Times

Table 18 provides the characteristics of the output rise/fall times in the XC822/824.

#### Table 18 Output Rise/Fall Times Parameters (Operating Conditions apply)

Parameter	Symbol	Limit Values		Limit Values		Unit	Test Conditions	
		Min.	Max.					
Rise/fall times on Standard Pad <sup>1)2)</sup>	t <sub>R</sub> , t <sub>F</sub>	_	10	ns	20 pF <sup>3)4)</sup> (5 V & 3.3 V).			

1) Rise/Fall time parameters are taken with 10% - 90% of supply.

2) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.

3) Additional rise/fall time valid for  $C_L = 20 \text{ pF} - C_L = 100 \text{ pF} @ 0.125 \text{ ns/pF} \text{ at 5 V supply voltage}.$ 

4) Additional rise/fall time valid for  $C_L = 20 \text{ pF} - C_L = 100 \text{ pF} \cdot @ 0.225 \text{ ns/pF}$  at 3.3 V supply voltage.



Figure 15 Rise/Fall Times Parameters



## 3.3.5.2 SSC Slave Mode Timing

Table 23 provides the SSC slave mode timing in the XC822/824.

Table 23	SSC Slave Mode	Timing <sup>1)</sup> (Operating	Conditions apply; CL = 50 pF)
----------	----------------	---------------------------------	-------------------------------

Parameter	Symbol		Limit	Unit	
			Min.	Max.	
SCLK clock period	t <sub>0</sub>	SR	4 * T <sub>SSC</sub> <sup>2)</sup>	_	ns
MRST delay from SCLK	t <sub>1</sub>	CC	0	20	ns
MTSR setup to SCLK	<i>t</i> <sub>2</sub>	SR	46	-	ns
MTSR hold from SCLK	t <sub>3</sub>	SR	0	-	ns

1) Not subject to production test, verified by design/characterisation.

2)  $T_{SSCmin} = T_{CPU} = 1/f_{CPU}$ . When  $f_{CPU} = 24$  MHz,  $t_0 = 166.7$  ns.  $T_{CPU}$  is the CPU clock period.



Figure 17 SSC Slave Mode Timing



#### Package and Quality Declaration

# 4 Package and Quality Declaration

Chapter 4 provides the information of the XC822/824 package and reliability section.

#### 4.1 Package Parameters

**Table 24** provides the thermal characteristics of the packages used in XC822 and XC824 respectively.

-							
Parameter	Symbol	Limit Values		Unit	Package Types		
		Min.	Max.				
Thermal resistance junction	R <sub>TJC</sub> CC	-	36.2	K/W	PG-TSSOP-16-1		
case <sup>1)</sup>		-	34.3	K/W	PG-DSO-20-45		
Thermal resistance junction	R <sub>TJL</sub> CC	-	356.6	K/W	PG-TSSOP-16-1		
lead <sup>1)</sup>		-	36.2	K/W	PG-DSO-20-45		

#### Table 24 Thermal Characteristics of the Packages

1) The thermal resistances between the case and the ambient ( $R_{TCA}$ ), the lead and the ambient ( $R_{TLA}$ ) are to be combined with the thermal resistances between the junction and the case ( $R_{TJC}$ ), the junction and the lead ( $R_{TJL}$ ) given above, in order to calculate the total thermal resistance between the junction and the ambient ( $R_{TJA}$ ). The thermal resistances between the case and the ambient ( $R_{TCA}$ ), the lead and the ambient ( $R_{TLA}$ ) depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation:  $T_J=T_A+R_{TJA} \times P_D$ , where the  $R_{TJA}$  is the total thermal resistance between the junction and the ambient. This total junction ambient resistance  $R_{TJA}$  can be obtained from the upper four partial thermal resistances, by

a) simply adding only the two thermal resistances (junction lead and lead ambient), or

b) by taking all four resistances into account, depending on the precision needed.



#### **Package and Quality Declaration**



Figure 19 PG-DSO-20-45 Package Outline

www.infineon.com

Published by Infineon Technologies AG