# E·XFL

#### NXP USA Inc. - KXPC8260CVVIHBC Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	200MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kxpc8260cvvihbc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Features

- Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
- Interfaces to G2 core through on-chip 24-Kbyte dual-port RAM and DMA controller
- Serial DMA channels for receive and transmit on all serial channels
- Parallel I/O registers with open-drain and interrupt capability
- Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
- Three fast communications controllers (two on the MPC8255) supporting the following protocols:
  - 10/100-Mbit Ethernet/IEEE Std 802.3<sup>TM</sup> CDMA/CS interface through media independent interface (MII)
  - ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 16 K external connections
  - Transparent
  - HDLC—Up to T3 rates (clear channel)
- Two multichannel controllers (MCCs) (only MCC2 on the MPC8255)
  - Each MCC handles 128 serial, full-duplex, 64-Kbps data channels. Each MCC can be split into four subgroups of 32 channels each.
  - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
- Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
  - Ethernet/IEEE 802.3 CDMA/CS
  - HDLC/SDLC and HDLC bus
  - Universal asynchronous receiver transmitter (UART)
  - Synchronous UART
  - Binary synchronous (BISYNC) communications
  - Transparent
- Two serial management controllers (SMCs), identical to those of the MPC860
  - Provide management for BRI devices as general circuit interface (GCI) controllers in timedivision-multiplexed (TDM) channels
  - Transparent
  - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One inter-integrated circuit ( $I^2C$ ) controller (identical to the MPC860  $I^2C$  controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes



- Up to eight TDM interfaces (4 on the MPC8255)
  - Supports two groups of four TDM channels for a total of eight TDMs
  - 2,048 bytes of SI RAM
  - Bit or byte resolution
  - Independent transmit and receive routing, frame synchronization
  - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8260.

### 2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8260. Table 1 shows the maximum electrical ratings.

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 – 2.75	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 – 2.75	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 – 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) – 3.6	V
Junction temperature	Tj	120	۵°
Storage temperature range	T <sub>STG</sub>	(-55) – (+150)	٥C

#### Table 1. Absolute Maximum Ratings<sup>1</sup>

Note:

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see Table 2) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

<sup>2</sup> Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

<sup>3</sup> Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.0 V during normal operation.

<sup>4</sup> Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.



Table 3 shows DC electrical characteristics.

Characteristic	Symbol	Min	Max	Unit
Input high voltage, all inputs except CLKIN	V <sub>IH</sub>	2.0	3.465	V
Input low voltage	V <sub>IL</sub>	GND	0.8	V
CLKIN input high voltage	V <sub>IHC</sub>	2.4	3.465	V
CLKIN input low voltage	V <sub>ILC</sub>	GND	0.4	V
Input leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>	I <sub>IN</sub>		10	μA
Hi-Z (off state) leakage current, V <sub>IN</sub> = VDDH <sup>2</sup>	Ι <sub>ΟΖ</sub>	_	10	μA
Signal low input current, V <sub>IL</sub> = 0.8 V	١L	—	1	μA
Signal high input current, V <sub>IH</sub> = 2.0 V	Ι <sub>Η</sub>	_	1	μA
Output high voltage, $I_{OH} = -2 \text{ mA}$ except XFC, UTOPIA mode, and open drain pins	V <sub>OH</sub>	2.4		V
In UTOPIA mode: I <sub>OH</sub> = -8.0mA PA[0-31] PB[4-31] PC[0-31] PD[4-31]				
In UTOPIA mode: I <sub>OL</sub> = 8.0mA PA[0-31] PB[4-31] PC[0-31] PD[4-31]	V <sub>OL</sub>	_	0.5	V

Table 3. DC Electrical Characteristics<sup>1</sup>



<sup>3</sup> Rev C.2 silicon only.

### 2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

Characteristics	Symbol	Value	Unit	Air Flow
Thermal resistance for TBGA	$\theta_{JA}$	13.07 <sup>1</sup>	°C/W	NC <sup>2</sup>
	$\theta_{JA}$	9.55 <sup>1</sup>	°C/W	1 m/s
	$\theta_{JA}$	10.48 <sup>3</sup>	°C/W	NC
	$\theta_{JA}$	7.78 <sup>3</sup>	°C/W	1 m/s

#### **Table 4. Thermal Characteristics**

Note:

<sup>1</sup> Assumes a single layer board with no thermal vias

<sup>2</sup> Natural convection

<sup>3</sup> Assumes a four layer board

### 2.3 **Power Considerations**

The average chip-junction temperature, T<sub>I</sub>, in °C can be obtained from the following:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$

where

 $T_A = ambient \ temperature \ ^{\circ}C$ 

 $\theta_{JA}$  = package thermal resistance, junction to ambient, °C/W

 $P_{\rm D} = P_{\rm INT} + P_{\rm I/O}$ 

 $P_{INT} = I_{DD} \times V_{DD}$  Watts (chip internal power)

 $P_{I/O}$  = power dissipation on input and output pins (determined by user)

For most applications  $P_{I/O} < 0.3 \times P_{INT}$ . If  $P_{I/O}$  is neglected, an approximate relationship between  $P_D$  and  $T_I$  is the following:

$$P_{\rm D} = K/(T_{\rm J} + 273^{\circ} \,\rm C) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathrm{D}} \mathbf{x} \left( \mathbf{T}_{\mathrm{A}} + 273^{\circ} \,\mathrm{C} \right) + \boldsymbol{\theta}_{\mathrm{JA}} \,\mathbf{x} \,\mathbf{P}_{\mathrm{D}}^{2} \tag{3}$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

(1)



## 2.4 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for the 66 MHz MPC8260 device. Note that AC timings are based on a 50-pf load. Typical output buffer impedances are shown in Table 6.

Output Buffers	Typical Impedance ( $\Omega$ )
60x bus	40
Local bus	40
Memory controller	40
Parallel I/O	46

Table 6.	Output	Buffer	Impedances <sup>1</sup>
----------	--------	--------	-------------------------

Note:

<sup>1</sup> These are typical values at 65° C. The impedance may vary by ±25% with process and temperature.

#### Table 7 lists CPM output characteristics.

Table 7.	AC	Characteristics	for	СРМ	Outputs <sup>1</sup>
		•		•••••	

Spec N	lumber	Characteristic	Max Delay (ns)	Min Delay (ns)
Max	Min	Characteristic	66 MHz	66 MHz
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	1
sp36b	sp37b	FCC outputs—external clock (NMSI)	14	2
sp40	sp41	TDM outputs/SI	25	5
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	19	1
sp38b	sp39b	Ex_SCC/SMC/SPI/I2C outputs—external clock (NMSI)	19	2
sp42	sp43	PIO/TIMER/IDMA outputs	14	1

Note:

<sup>1</sup> Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

Table 8 lists CPM input characteristics.

#### NOTE: Rise/Fall Time on CPM Input Pins

It is recommended that the rise/fall time on CPM input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.



Figure 3 shows the FCC external clock.



Figure 3. FCC External Clock Diagram

Figure 4 shows the FCC internal clock.



Figure 4. FCC Internal Clock Diagram



#### Figure 7 shows PIO, timer, and DMA signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

#### Figure 7. PIO, Timer, and DMA Signal Diagram

#### Table 9 lists SIU input characteristics.

|--|

Spec N	lumber	Characteristic	Setup (ns)	Hold (ns)
Setup	Hold		66 MHz	66 MHz
sp11	sp10	AACK/ARTRY/TA/TS/TEA/DBG/BG/BR	6	1
sp12	sp10	Data bus in normal mode	5	1
sp13	sp10	Data bus in ECC and PARITY modes	8	1
sp14	sp10	DP pins	8	1
sp14	sp10	All other pins	5	1

Note:

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.



Table 10 lists SIU output characteristics.

Spec N	lumber	Characteristic	Max Delay (ns)	Min Delay (ns)
Max	Min		66 MHz	66 MHz
sp31	sp30	PSDVAL/TEA/TA	10	0.5
sp32	sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	0.5
sp33a	sp30	Data bus	8	0.5
sp33b	sp30	DP	12	0.5
sp34	sp30	memc signals/ALE	6	0.5
sp35	sp30	all other signals	7.5	0.5

#### Table 10. AC Characteristics for SIU Outputs<sup>1</sup>

Note:

<sup>1</sup> Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

#### NOTE

Activating data pipelining (setting BRx[DR] in the memory controller) improves the AC timing. When data pipelining is activated, sp12 can be used for data bus setup even when ECC or PARITY are used. Also, sp33a can be used as the AC specification for DP signals.

Figure 8 shows TDM input and output signals.



**Note**: There are four possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

#### Figure 8. TDM Signal Diagram



Figure 9 shows the interaction of several bus signals.



Figure 9. Bus Signals

Figure 10 shows signal behavior for all parity modes (including ECC, RMW parity, and standard parity).





Figure 11 shows signal behavior in MEMC mode.



Figure 11. MEMC Mode Diagram

#### NOTE

Generally, all MPC8260 bus and system output signals are driven from the rising edge of the input clock (CLKin). Memory controller signals, however, trigger on four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of CLKin. However, the spacing of T2 and T4 depends on the PLL clock ratio selected, as shown in Table 11.

PLL Clock Ratio	Tick Spacing (T1 Occurs at the Rising Edge of CLKin)		
	T2	ТЗ	Т4
1:2, 1:3, 1:4, 1:5, 1:6	1/4 CLKin	1/2 CLKin	3/4 CLKin
1:2.5	3/10 CLKin	1/2 CLKin	8/10 CLKin
1:3.5	4/14 CLKin	1/2 CLKin	11/14 CLKin

Figure 12 is a graphical representation of Table 11.



Figure 12. Internal Tick Spacing for Memory Controller Signals



- <sup>1</sup> Because of speed dependencies, not all of the possible configurations in Table 13 are applicable.
- <sup>2</sup> The user should choose the input clock frequency and the multiplication factors such that the frequency of the CPU ranges between 133–200 and the CPM ranges between 50–166 MHz.
- <sup>3</sup> Input clock frequency is given only for the purpose of reference. User should set MODCK\_H–MODCK\_L so that the resulting configuration does not exceed the frequency rating of the user's part.
- <sup>4</sup> 60x and local bus frequency. Identical to CLKIN.
- <sup>5</sup> CPM multiplication factor = CPM clock/bus clock
- <sup>6</sup> CPU multiplication factor = Core PLL multiplication factor

This section provides the pin assignments and pinout list for the MPC8260.



#### Table 14. Pinout List (continued)

A18MSA19N5A20N4A21N3A22N2A23N1A24P4A5P3A26P1A27P1A28R1A29R3A30R6A31F1T10F1T11G4T12G3T13C1T51Z0C1T51Z1F2T51Z3F3AACKF3ARTRYF1D56V1D58/ROSV2D0A16D3A13D4A13D4A13D4A13D4A13D5A13D4A14D5A16D5D9D6A6	Pin Name	Ball
A19N5A20N4A21N3A22N2A23N1A24P4A25P3A26P1A27P1A28R1A29R3A30R5A31R4TT0G1TT1G4TT2G3TT3G2TT4F2TSZ0C1TSI20C1TSI21F3AAKF3AAKF3AAKF3TSI20C1TSI21F3TSI20C1TSI21F3TSI20C1TSI21F3TSI20C1TSI21F3AAKF3AAKF3AAKF3AAKF3AAKF3AAKF3AATRYE1DBBIRQ3V2D0A18D3A13D4A12D5D5D4C5D4C5D5	A18	M5
A20N4A21N3A22N2A23N1A24P4A25P3A26P1A27P1A28R1A29R3A30R5A31R4TT0F1TT1G4TT2G3TT3G2TT4P2TS2D3TS20C1TS121E4TS123P3AACKP3ATTYD2DAGV1DB6V1DB5R03D3S20D1A13D4B20D1A13D4D3D5D3D3S20D1A13D4D4D5D9D6A6	A19	N5
A21N3A22N2A23N1A24P4A25P3A26P1A27P1A28R1A29R3A30R4T10F1T11G4T12G3T13G2T14P2T520C1T5120D3T5120C1T5121E4T5122D2T5123F1AARTRYF1D6V1D85/IRQ3V2D0A13D1A13D2A13D2A13D3C1T5120C1T5120C1T5121C1D6V1D6V1D6V1D6A13D1A13D2A13D4D2D5D9D6A6	A20	N4
A22N2A23N1A24P4A25P3A26P2A27P1A28R1A29R3A30R5A31P4T10F1T11G4T12G3T13G2T14P2T5X0C1T5I21G3T5I22D2T5I23F5AACKF3ARTRYE1D56V1D6A13D4A13D4A13D4A13D4A13D4A13D5A13D6D9D6A6	A21	N3
A23N1A24P4A25P3A26P2A27P1A28R1A29R3A30R5A31R4TT0F1TT1G4TT2G3TT3C2TT4P2TS7D3TSI20C1TSI21E4TSI22D2TSI23F5AACKF3ARTRYE1DBGV1DBGV1DBGA13D2A13D4C1D3A13D4A13D4A14D5A15D6D9D6A6	A22	N2
A24P4A25P3A26P2A27P1A28P1A29R3A30R5A31R4TT0F1TT1G4TT2G3TT3G2TT4P2TSTD3TSIZ0C1TSIZ1E4TSIZ3F5AACKF3ARTRYE1D0D2D1A18D2A13D4D2D5A3D6D9D6A6	A23	N1
A25P3A26P2A27P1A28R1A29R3A30R5A31R4T0F1T11G4T12G3T33G2T44F2T557D3T5120C1T5123E4T5123F5AACKF3ARTRYE1D6GV1D7D2D1A18D2A16D3D1D1A18D2D1D3D1D3D1D3D1D4A13D4D4D5D3D5D3D4D4D5D4D5D4D5D5D6D9D6A6	A24	P4
A26       P2         A27       P1         A28       R1         A29       R3         A30       R5         A31       R4         TT0       F1         TT1       G4         TT2       G3         TT3       G2         TT4       F2         TBST       D3         TSI20       C1         TSI21       E4         TSI22       D2         TSI23       F5         AACK       F3         ARTRY       E1         DB6/RO3       V2         D1       A18         D2       A16         D3       A13         D4       A13	A25	Р3
A27P1A28R1A29R3A30R5A31R4T10F1T11G4T12G3T13G2T14F2TBSTD3TSI20C1TSI22D2TSI23F5AACKF3ARTRYE1DBB/RO3V2D0E20D1A16D3A13D4E12D5D9D6M4D6D9	A26	P2
A28R1A29R3A30R5A31R4T10F1T11G4T2G3T3G2T4F2T5TD3TSI20C1TSI22D2TSI23F5AACKF3ARTRYE1DBB/RQ3V2D1A18D2A13D4A13D4D9D6D9	A27	P1
A29R3A30R5A31R4TT0F1TT1G4TT2G3TT3G2TT4F2TBSTD3TSI20C1TSI21E4TSI23F5AACKF3AACKF3DBGV1DBG/IRQ3V2DE1D1A18D2A16D3A13D4D9D5D9D6A6	A28	R1
A30       R5         A31       R4         TT0       F1         TT1       G4         TT2       G3         TT3       G2         TT4       F2         TBST       D3         TSIZ0       C1         TSIZ1       E4         TSIZ2       D2         TSIZ3       F5         AACK       F3         ARTRY       E1         DBG       V1         D1       D2         D1       B2         D1       B2         D1       ARTRY         D2       D1         D3       M1         D2       M1         D1       B2         D1       ARTRY         D2       M1         D3       M2         D1       A18         D2       A16         D3       A13         D4       E12         D5       D9         D6       M2	A29	R3
A31R4TT0F1TT1G4TT2G3TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/IRQ3V2D1A18D2A16D3A13D4D9D6A6	A30	R5
TT0F1TT1G4TT2G3TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/RQ3V2D1A18D2A13D4A14D5D9D6D9D6D9	A31	R4
T11G4TT2G3TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/IRQ3V2D1A18D2A16D3E12D4D4D5D9D6A6	ТТО	F1
TT2G3TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/IRQ3V2D0B20D1A18D2A16D3C1D4D9D6A6	TT1	G4
TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/IRQ3V2D1A18D2A16D3A13D4E12D5A6	TT2	G3
TT4       F2         TBST       D3         TSIZ0       C1         TSIZ1       E4         TSIZ2       D2         TSIZ3       F5         AACK       F3         ARTRY       E1         DBB/IRQ3       V2         D1       A18         D2       A16         D3       A13         D4       D9         D6       A6	ТТ3	G2
TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBGV1DBB/IRQ3V2DB20D1A18D2A16D3A13D4E12D5D6ARTRYD9D6A6	TT4	F2
TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBBGV1DBBJ/RQ3V2D0B20D1A18D2A16D3A13D4E12D6A6	TBST	D3
TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DEGV1DBB/IRQ3V2D0B20D1A18D2A16D3A13D4E12D5D6A6	TSIZO	C1
TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBGV1DBB/IRQ3V2D0B20D1A18D2A16D3A13D4E12D5D9D6A6	TSIZ1	E4
TSIZ3F5AACKF3ARTRYE1DBGV1DBB/RQ3V2D0B20D1A18D2A16D3A13D4E12D5D9D6A6	TSIZ2	D2
AACKF3ARTRYE1DBGV1DBB/IRQ3V2D0B20D1A18D2A16D3A13D4E12D5D9D6A6	TSIZ3	F5
ARTRY       E1         DBG       V1         DBB/IRQ3       V2         D0       B20         D1       A18         D2       A16         D3       A13         D4       E12         D5       D9         D6       A6	AACK	F3
DBG         V1           DBB/IRQ3         V2           D0         B20           D1         A18           D2         A16           D3         A13           D4         E12           D5         D9           D6         A6	ARTRY	E1
DBB/IRQ3         V2           D0         B20           D1         A18           D2         A16           D3         A13           D4         E12           D5         D9           D6         A6	DBG	V1
D0B20D1A18D2A16D3A13D4E12D5D9D6A6	DBB/IRQ3	V2
D1       A18         D2       A16         D3       A13         D4       E12         D5       D9         D6       A6	D0	B20
D2       A16         D3       A13         D4       E12         D5       D9         D6       A6	D1	A18
D3     A13       D4     E12       D5     D9       D6     A6	D2	A16
D4     E12       D5     D9       D6     A6	D3	A13
D5 D9 D9 A6	D4	E12
D6 A6	D5	D9
	D6	A6



#### Table 14. Pinout List (continued)

Pin Name	Ball
D42	A14
D43	B12
D44	A10
D45	D8
D46	B6
D47	C4
D48	C18
D49	E16
D50	B14
D51	C12
D52	B10
D53	A7
D54	C6
D55	D5
D56	B18
D57	B16
D58	E14
D59	D12
D60	C10
D61	E8
D62	D6
D63	C2
DP0/RSRV/EXT_BR2	B22
IRQ1/DP1/EXT_BG2	A22
IRQ2/DP2/TLBISYNC/EXT_DBG2	E21
IRQ3/DP3/CKSTP_OUT/EXT_BR3	D21
IRQ4/DP4/CORE_SRESET/EXT_BG3	C21
IRQ5/DP5/TBEN/EXT_DBG3	B21
IRQ6/DP6/CSE0	A21
IRQ7/DP7/CSE1	E20
PSDVAL	V3
TA	C22
TEA	V5
GBL/IRQ1	W1
CI/BADDR29/IRQ2	U2



#### Table 14. Pinout List (continued)

Pin Name	Ball
ТОІ	AE6
TDO	AF5
TRIS	AB4
PORESET	AG6
HRESET	AH5
SRESET	AF6
QREQ	AA3
RSTCONF	AJ4
MODCK1/AP1/TC0/BNKSEL0	W2
MODCK2/AP2/TC1/BNKSEL1	W3
MODCK3/AP3/TC2/BNKSEL2	W4
XFC	AB2
CLKIN1	AH4
PA0/RESTART1/DREQ3/FCC2_UTM_TXADDR2	AC29 <sup>2</sup>
PA1/REJECT1/FCC2_UTM_TXADDR1/DONE3	AC25 <sup>2</sup>
PA2/CLK20/FCC2_UTM_TXADDR0/DACK3	AE28 <sup>2</sup>
PA3/CLK19/FCC2_UTM_RXADDR0/DACK4/L1RXD1A2	AG29 <sup>2</sup>
PA4/REJECT2/FCC2_UTM_RXADDR1/DONE4	AG28 <sup>2</sup>
PA5/RESTART2/DREQ4/FCC2_UTM_RXADDR2	AG26 <sup>2</sup>
PA6/L1RSYNCA1	AE24 <sup>2</sup>
PA7/SMSYN2/L1TSYNCA1/L1GNTA1	AH25 <sup>2</sup>
PA8/SMRXD2/L1RXD0A1/L1RXDA1	AF23 <sup>2</sup>
PA9/SMTXD2/L1TXD0A1	AH23 <sup>2</sup>
PA10/FCC1_UT8_RXD0/FCC1_UT16_RXD8/MSNUM5	AE22 <sup>2</sup>
PA11/FCC1_UT8_RXD1/FCC1_UT16_RXD9/MSNUM4	AH22 <sup>2</sup>
PA12/FCC1_UT8_RXD2/FCC1_UT16_RXD10/MSNUM3	AJ21 <sup>2</sup>
PA13/FCC1_UT8_RXD3/FCC1_UT16_RXD11/MSNUM2	AH20 <sup>2</sup>
PA14/FCC1_UT8_RXD4/FCC1_UT16_RXD12/FCC1_RXD3	AG19 <sup>2</sup>
PA15/FCC1_UT8_RXD5/FCC1_UT16_RXD13/FCC1_RXD2	AF18 <sup>2</sup>
PA16/FCC1_UT8_RXD6/FCC1_UT16_RXD14/FCC1_RXD1	AF17 <sup>2</sup>
PA17/FCC1_UT8_RXD7/FCC1_UT16_RXD15/FCC1_RXD0/FCC1_RXD	AE16 <sup>2</sup>
PA18/FCC1_UT8_TXD7/FCC1_UT16_TXD15/FCC1_TXD0/FCC1_TXD	AJ16 <sup>2</sup>
PA19/FCC1_UT8_TXD6/FCC1_UT16_TXD14/FCC1_TXD1	AG15 <sup>2</sup>
PA20/FCC1_UT8_TXD5/FCC1_UT16_TXD13/FCC1_TXD2	AJ13 <sup>2</sup>
PA21/FCC1_UT8_TXD4/FCC1_UT16_TXD12/FCC1_TXD3	AE13 <sup>2</sup>



#### Table 14. Pinout List (continued)

Pin Name	Ball
PA22/FCC1_UT8_TXD3/FCC1_UT16_TXD11	AF12 <sup>2</sup>
PA23/FCC1_UT8_TXD2/FCC1_UT16_TXD10	AG11 <sup>2</sup>
PA24/FCC1_UT8_TXD1/FCC1_UT16_TXD9/MSNUM1	AH9 <sup>2</sup>
PA25/FCC1_UT8_TXD0/FCC1_UT16_TXD8/MSNUM0	AJ8 <sup>2</sup>
PA26/FCC1_UTM_RXCLAV/FCC1_UTS_RXCLAV/FCC1_MII_RX_ER	AH7 <sup>2</sup>
PA27/FCC1_UT_RXSOC/FCC1_MII_RX_DV	AF7 <sup>2</sup>
PA28/FCC1_UTM_RXENB/FCC1_UTS_RXENB/FCC1_MII_TX_EN	AD5 <sup>2</sup>
PA29/FCC1_UT_TXSOC/FCC1_MII_TX_ER	AF1 <sup>2</sup>
PA30/FCC1_UTM_TXCLAV/FCC1_UTS_TXCLAV/FCC1_MII_CRS/FCC1_RTS	AD3 <sup>2</sup>
PA31/FCC1_UTM_TXENB/FCC1_UTS_TXENB/FCC1_MII_COL	AB5 <sup>2</sup>
PB4/FCC3_TXD3/FCC2_UT8_RXD0/L1RSYNCA2/FCC3_RTS	AD28 <sup>2</sup>
PB5/FCC3_TXD2/FCC2_UT8_RXD1/L1TSYNCA2/L1GNTA2	AD26 <sup>2</sup>
PB6/FCC3_TXD1/FCC2_UT8_RXD2/L1RXDA2/L1RXD0A2	AD25 <sup>2</sup>
PB7/FCC3_TXD0/FCC3_TXD/FCC2_UT8_RXD3/L1TXDA2/L1TXD0A2	AE26 <sup>2</sup>
PB8/FCC2_UT8_TXD3/FCC3_RXD0/FCC3_RXD/TXD3/L1RSYNCD1	AH27 <sup>2</sup>
PB9/FCC2_UT8_TXD2/FCC3_RXD1/L1TXD2A2/L1TSYNCD1/L1GNTD1	AG24 <sup>2</sup>
PB10/FCC2_UT8_TXD1/FCC3_RXD2/L1RXDD1	AH24 <sup>2</sup>
PB11/FCC3_RXD3/FCC2_UT8_TXD0/L1TXDD1	AJ24 <sup>2</sup>
PB12/FCC3_MII_CRS/L1CLKOB1/L1RSYNCC1/TXD2	AG22 <sup>2</sup>
PB13/FCC3_MII_COL/L1RQB1/L1TSYNCC1/L1GNTC1/L1TXD1A2	AH21 <sup>2</sup>
PB14/FCC3_MII_TX_EN/RXD3/L1RXDC1	AG20 <sup>2</sup>
PB15/FCC3_MII_TX_ER/RXD2/L1TXDC1	AF19 <sup>2</sup>
PB16/FCC3_MII_RX_ER/L1CLKOA1/CLK18	AJ18 <sup>2</sup>
PB17/FCC3_MII_RX_DV/L1RQA1/CLK17	AJ17 <sup>2</sup>
PB18/FCC2_UT8_RXD4/FCC2_RXD3/L1CLKOD2/L1RXD2A2	AE14 <sup>2</sup>
PB19/FCC2_UT8_RXD5/FCC2_RXD2/L1RQD2/L1RXD3A2	AF13 <sup>2</sup>
PB20/FCC2_UT8_RXD6/FCC2_RXD1/L1RSYNCD2/L1TXD1A1	AG12 <sup>2</sup>
PB21/FCC2_UT8_RXD7/FCC2_RXD0/FCC2_RXD/L1TSYNCD2/L1GNTD2/ L1TXD2A1	AH11 <sup>2</sup>
PB22/FCC2_UT8_TXD7/FCC2_TXD0/FCC2_TXD/L1RXD1A1/L1RXDD2	AH16 <sup>2</sup>
PB23/FCC2_UT8_TXD6/FCC2_TXD1/L1RXD2A1/L1TXDD2	AE15 <sup>2</sup>
PB24/FCC2_UT8_TXD5/FCC2_TXD2/L1RXD3A1/L1RSYNCC2	AJ9 <sup>2</sup>
PB25/FCC2_UT8_TXD4/FCC2_TXD3/L1TSYNCC2/L1GNTC2/L1TXD3A1	AE9 <sup>2</sup>
PB26/FCC2_MII_CRS/FCC2_UT8_TXD1/L1RXDC2	AJ7 <sup>2</sup>
PB27/FCC2_MII_COL/FCC2_UT8_TXD0/L1TXDC2	AH6 <sup>2</sup>



#### Table 14. Pinout List (continued)

Pin Name	Ball
PB28/FCC2_MII_RX_ER/FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1	AE3 <sup>2</sup>
PB29/FCC2_UTM_RXCLAV/FCC2_UTS_RXCLAV/L1RSYNCB2/ FCC2_MII_TX_EN	AE2 <sup>2</sup>
PB30/FCC2_MII_RX_DV/FCC2_UT_TXSOC/L1RXDB2	AC5 <sup>2</sup>
PB31/FCC2_MII_TX_ER/FCC2_UT_RXSOC/L1TXDB2	AC4 <sup>2</sup>
PC0/DREQ1/BRG07/SMSYN2/L1CLKOA2	AB26 <sup>2</sup>
PC1/DREQ2/BRGO6/L1RQA2	AD29 <sup>2</sup>
PC2/FCC3_CD/FCC2_UT8_TXD3/DONE2	AE29 <sup>2</sup>
PC3/FCC3_CTS/FCC2_UT8_TXD2/DACK2/CTS4	AE27 <sup>2</sup>
PC4/FCC2_UTM_RXENB/FCC2_UTS_RXENB/SI2_L1ST4/FCC2_CD	AF27 <sup>2</sup>
PC5/FCC2_UTM_TXCLAV/FCC2_UTS_TXCLAV/SI2_L1ST3/FCC2_CTS	AF24 <sup>2</sup>
PC6/FCC1_CD/L1CLKOC1/FCC1_UTM_RXADDR2/FCC1_UTS_RXADDR2/ FCC1_UTM_RXCLAV1	AJ26 <sup>2</sup>
PC7/FCC1_CTS/L1RQC1/FCC1_UTM_TXADDR2/FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1	AJ25 <sup>2</sup>
PC8/CD4/RENA4/FCC1_UT16_TXD0/SI2_L1ST2/CTS3	AF22 <sup>2</sup>
PC9/CTS4/CLSN4/FCC1_UT16_TXD1/SI2_L1ST1/L1TSYNCA2/L1GNTA2	AE21 <sup>2</sup>
PC10/CD3/RENA3/FCC1_UT16_TXD2/SI1_L1ST4/FCC2_UT8_RXD3	AF20 <sup>2</sup>
PC11/CTS3/CLSN3/L1CLKOD1/L1TXD3A2/FCC2_UT8_RXD2	AE19 <sup>2</sup>
PC12/CD2/RENA2/SI1_L1ST3/FCC1_UTM_RXADDR1/FCC1_UTS_RXADDR1	AE18 <sup>2</sup>
PC13/CTS2/CLSN2/L1RQD1/FCC1_UTM_TXADDR1/FCC1_UTS_TXADDR1	AH18 <sup>2</sup>
PC14/CD1/RENA1/FCC1_UTM_RXADDR0/FCC1_UTS_RXADDR0	AH17 <sup>2</sup>
PC15/CTS1/CLSN1/SMTXD2/FCC1_UTM_TXADDR0/FCC1_UTS_TXADDR0	AG16 <sup>2</sup>
PC16/CLK16/TIN4	AF15 <sup>2</sup>
PC17/CLK15/TIN3/BRGO8	AJ15 <sup>2</sup>
PC18/CLK14/TGATE2	AH14 <sup>2</sup>
PC19/CLK13/BRGO7/SPICLK	AG13 <sup>2</sup>
PC20/CLK12/TGATE1	AH12 <sup>2</sup>
PC21/CLK11/BRGO6	AJ11 <sup>2</sup>
PC22/CLK10/DONE1	AG10 <sup>2</sup>
PC23/CLK9/BRGO5/DACK1	AE10 <sup>2</sup>
PC24/FCC2_UT8_TXD3/CLK8/TOUT4	AF9 <sup>2</sup>
PC25/FCC2_UT8_TXD2/CLK7/BRGO4	AE8 <sup>2</sup>
PC26/CLK6/TOUT3/TMCLK	AJ6 <sup>2</sup>
PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3	AG2 <sup>2</sup>
PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2	AF3 <sup>2</sup>



#### Table 14. Pinout List (continued)

Pin Name	Ball
PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1	AF2 <sup>2</sup>
PC30/FCC2_UT8_TXD3/CLK2/TOUT1	AE1 <sup>2</sup>
PC31/CLK1/BRGO1	AD1 <sup>2</sup>
PD4/BRGO8/L1TSYNCD1/L1GNTD1/FCC3_RTS/SMRXD2	AC28 <sup>2</sup>
PD5/FCC1_UT16_TXD3/DONE1	AD27 <sup>2</sup>
PD6/FCC1_UT16_TXD4/DACK1	AF29 <sup>2</sup>
PD7/SMSYN1/FCC1_UTM_TXADDR3/FCC1_UTS_TXADDR3/ FCC1_UTM_TXADDR4/FCC1_TXCLAV2	AF28 <sup>2</sup>
PD8/SMRXD1/FCC2_UT_TXPRTY/BRGO5	AG25 <sup>2</sup>
PD9/SMTXD1/FCC2_UT_RXPRTY/BRGO3	AH26 <sup>2</sup>
PD10/L1CLKOB2/FCC2_UT8_RXD1/L1RSYNCB1/BRGO4	AJ27 <sup>2</sup>
PD11/L1RQB2/FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1	AJ23 <sup>2</sup>
PD12/SI1_L1ST2/L1RXDB1	AG23 <sup>2</sup>
PD13/SI1_L1ST1/L1TXDB1	AJ22 <sup>2</sup>
PD14/FCC1_UT16_RXD0/L1CLKOC2/I2CSCL	AE20 <sup>2</sup>
PD15/FCC1_UT16_RXD1/L1RQC2/I2CSDA	AJ20 <sup>2</sup>
PD16/FCC1_UT_TXPRTY/L1TSYNCC1/L1GNTC1/SPIMISO	AG18 <sup>2</sup>
PD17/FCC1_UT_RXPRTY/BRGO2/SPIMOSI	AG17 <sup>2</sup>
PD18/FCC1_UTM_RXADDR4/FCC1_UTS_RXADDR4/FCC1_UTM_RXCLAV3/ SPICLK/FCC2_UTM_RXADDR3/FCC2_UTS_RXADDR0	AF16 <sup>2</sup>
PD19/FCC1_UTM_TXADDR4/FCC1_UTS_TXADDR4/FCC1_UTM_TXCLAV3/ SPISEL/BRGO1/FCC2_UTM_TXADDR3/FCC2_UTS_TXADDR0	AH15 <sup>2</sup>
PD20/RTS4/TENA4/FCC1_UT16_RXD2/L1RSYNCA2	AJ14 <sup>2</sup>
PD21/TXD4/FCC1_UT16_RXD3/L1RXD0A2/L1RXDA2	AH13 <sup>2</sup>
PD22/RXD4/FCC1_UT16_TXD5/L1TXD0A2/L1TXDA2	AJ12 <sup>2</sup>
PD23/RTS3/TENA3/FCC1_UT16_RXD4/L1RSYNCD1	AE12 <sup>2</sup>
PD24/TXD3/FCC1_UT16_RXD5/L1RXDD1	AF10 <sup>2</sup>
PD25/RXD3/FCC1_UT16_TXD6/L1TXDD1	AG9 <sup>2</sup>
PD26/RTS2/TENA2/FCC1_UT16_RXD6/L1RSYNCC1	AH8 <sup>2</sup>
PD27/TXD2/FCC1_UT16_RXD7/L1RXDC1	AG7 <sup>2</sup>
PD28/RXD2/FCC1_UT16_TXD7/L1TXDC1	AE4 <sup>2</sup>
PD29/RTS1/TENA1/FCC1_UTM_RXADDR3/FCC1_UTS_RXADDR3/ FCC1_UTM_RXCLAV2/FCC2_UTM_RXADDR4/FCC2_UTS_RXADDR1	AG1 <sup>2</sup>
PD30/FCC2_UTM_TXENB/FCC2_UTS_TXENB/TXD1	AD4 <sup>2</sup>
PD31/RXD1	AD2 <sup>2</sup>
VCCSYN	AB3



Symbol	Meaning
UTS	Indicates that a signal is part of the UTOPIA slave interface
UT8	Indicates that a signal is part of the 8-bit UTOPIA interface
UT16	Indicates that a signal is part of the 16-bit UTOPIA interface
МІІ	Indicates that a signal is part of the media independent interface

Table 15. Symbol Legend (continued)

## 5 Package Description

The following sections provide the package parameters and mechanical dimensions for the MPC8260.

### 5.1 Package Parameters

Package parameters are provided in Table 16. The package type is a  $37.5 \times 37.5$  mm, 480-lead TBGA.

Parameter	Value
Package Outline	37.5 x 37.5 mm
Interconnects	480 (29 x 29 ball array)
Pitch	1.27 mm
Nominal unmounted package height	1.55 mm

Table 16. Package Parameters



Package Description

### 5.2 Mechanical Dimensions

Figure 15 provides the mechanical dimensions and bottom surface nomenclature of the 480 TBGA package.



Figure 15. Mechanical Dimensions and Bottom Surface Nomenclature



## 6 Ordering Information

Figure 16 provides an example of the Freescale part numbering nomenclature for the MPC8260. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.



Figure 16. Freescale Part Number Key

## 7 Document Revision History

Table 17 lists significant changes in each revision of this document.

Table 17	. Document	Revision	History
----------	------------	----------	---------

Rev. Number	Date	Substantive Change(s)
2	05/2010	Added a note about rise/fall time on CPM input pins above Table 8, "AC Characteristics for CPM Inputs."
1.3	9/2005	Document template update.
1.2	8/2003	<ul> <li>Note: In revision 0.7, sp30 (Table 10) was changed. This change was not previously recorded in this "Document Revision History" Table.</li> <li>Addition of MPC8255 description to Section 1, "Features"</li> <li>Addition of Figure 2</li> <li>Addition of VCCSYN to "Note: Core, PLL, and I/O Supply Voltages" following Table 2</li> <li>Addition of note 1 to Table 3</li> <li>Addition of notes or modifications to Figure 3 through Figure 8</li> <li>Addition of reference notes 4, 5, and 6 to Table 13</li> <li>Addition of SPICLK to PC19 in Table 14. It is documented correctly in the MPC8260 PowerQUICC II<sup>TM</sup> Family Reference Manual but had previously been omitted from Table 14.</li> </ul>
1.1	5/2002	<ul> <li>Section 1, "Features": updated minimum supported core frequency to 133 MHz</li> <li>Addition of "Note" at bottom of page 5.</li> <li>Table 13: Note 3.</li> </ul>