

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

E·XFI

| Product Status | Active |
|---------------------------------|--|
| Core Processor | PowerPC G2 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 200MHz |
| Co-Processors/DSP | Communications; RISC CPM |
| RAM Controllers | DRAM, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (3) |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 480-LBGA Exposed Pad |
| Supplier Device Package | 480-TBGA (37.5x37.5) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=xpc8255zuifbc |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Up to eight TDM interfaces (4 on the MPC8255)
 - Supports two groups of four TDM channels for a total of eight TDMs
 - 2,048 bytes of SI RAM
 - Bit or byte resolution
 - Independent transmit and receive routing, frame synchronization
 - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8260.

2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8260. Table 1 shows the maximum electrical ratings.

| Rating | Symbol | Value | Unit |
|----------------------------------|------------------|-----------------|------|
| Core supply voltage ² | VDD | -0.3 - 2.75 | V |
| PLL supply voltage ² | VCCSYN | -0.3 - 2.75 | V |
| I/O supply voltage ³ | VDDH | -0.3 - 4.0 | V |
| Input voltage ⁴ | VIN | GND(-0.3) – 3.6 | V |
| Junction temperature | Тj | 120 | °C |
| Storage temperature range | T _{STG} | (-55) – (+150) | ٥C |

Table 1. Absolute Maximum Ratings¹

Note:

¹ Absolute maximum ratings are stress ratings only; functional operation (see Table 2) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

² Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

³ Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.0 V during normal operation.

⁴ Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

Table 2 lists recommended operational voltage conditions.

| Rating | Symbol | 2.5-V Device ² | Unit |
|--------------------------------|--------|---------------------------|------|
| Core supply voltage | VDD | 2.4–2.7 | V |
| PLL supply voltage | VCCSYN | 2.4–2.7 | V |
| I/O supply voltage | VDDH | 3.135 – 3.465 | V |
| Input voltage | VIN | GND (-0.3) – 3.465 | V |
| Junction temperature (maximum) | Тj | 105 | °C |

Table 2. Recommended Operating Conditions¹

¹ **Caution:** These are the recommended and tested operating conditions. Proper device operating outside of these conditions is not guaranteed.

² Parts labeled with an "-HVA" suffix are 2.6-V devices.

NOTE: Core, PLL, and I/O Supply Voltages

VDDH, VCCSYN, and VDD must track each other and both must vary in the same direction—in the positive direction (+5% and +0.1 Vdc) or in the negative direction (-5% and -0.1 Vdc).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

Figure 2 shows the undershoot and overshoot voltage of the 60x and local bus memory interface of the MPC8280. Note that in PCI mode the I/O interface is different.




Figure 2. Overshoot/Undershoot Voltage



Table 3 shows DC electrical characteristics.

| Characteristic | Symbol | Min | Max | Unit |
|--|------------------|-----|-------|------|
| Input high voltage, all inputs except CLKIN | V _{IH} | 2.0 | 3.465 | V |
| Input low voltage | V _{IL} | GND | 0.8 | V |
| CLKIN input high voltage | V _{IHC} | 2.4 | 3.465 | V |
| CLKIN input low voltage | V _{ILC} | GND | 0.4 | V |
| Input leakage current, V _{IN} = VDDH ² | I _{IN} | — | 10 | μA |
| Hi-Z (off state) leakage current, V _{IN} = VDDH ² | Ι _{ΟΖ} | — | 10 | μA |
| Signal low input current, V _{IL} = 0.8 V | ΙL | — | 1 | μA |
| Signal high input current, V _{IH} = 2.0 V | I _H | — | 1 | μA |
| Output high voltage, $I_{OH} = -2 \text{ mA}$ except XFC, UTOPIA mode, and open drain pins In UTOPIA mode: $I_{OH} = -8.0 \text{mA}$ | V _{OH} | 2.4 | _ | V |
| PA[0-31] PB[4-31] PD[4-31] PD[4-31] | | | | |
| In UTOPIA mode: I _{OL} = 8.0mA PA[0-31] PB[4-31] PC[0-31] PD[4-31] | V _{OL} | _ | 0.5 | V |

Table 3. DC Electrical Characteristics¹



³ Rev C.2 silicon only.

2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

| Characteristics | Symbol | Value | Unit | Air Flow |
|-----------------------------|---------------|--------------------|------|-----------------|
| Thermal resistance for TBGA | θ_{JA} | 13.07 ¹ | °C/W | NC ² |
| | θ_{JA} | 9.55 ¹ | °C/W | 1 m/s |
| | θ_{JA} | 10.48 ³ | °C/W | NC |
| | θ_{JA} | 7.78 ³ | °C/W | 1 m/s |

Table 4. Thermal Characteristics

Note:

¹ Assumes a single layer board with no thermal vias

² Natural convection

³ Assumes a four layer board

2.3 **Power Considerations**

The average chip-junction temperature, T_I, in °C can be obtained from the following:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$

where

 $T_A = ambient \ temperature \ ^{\circ}C$

 θ_{JA} = package thermal resistance, junction to ambient, °C/W

 $P_{D} = P_{INT} + P_{I/O}$

 $P_{INT} = I_{DD} \times V_{DD}$ Watts (chip internal power)

 $P_{I/O}$ = power dissipation on input and output pins (determined by user)

For most applications $P_{I/O} < 0.3 \times P_{INT}$. If $P_{I/O}$ is neglected, an approximate relationship between P_D and T_I is the following:

$$P_{\rm D} = K/(T_{\rm J} + 273^{\circ} \,\rm C) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathrm{D}} \mathbf{x} \left(\mathbf{T}_{\mathrm{A}} + 273^{\circ} \,\mathrm{C} \right) + \boldsymbol{\theta}_{\mathrm{JA}} \,\mathbf{x} \,\mathbf{P}_{\mathrm{D}}^{2} \tag{3}$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

(1)



| Spec N | lumber | Characteristic | Setup (ns) | Hold (ns) |
|--------|--------|--|------------|-----------|
| Setup | Hold | | 66 MHz | 66 MHz |
| sp16a | sp17a | FCC inputs—internal clock (NMSI) | 10 | 0 |
| sp16b | sp17b | FCC inputs—external clock (NMSI) | 3 | 3 |
| sp20 | sp21 | TDM inputs/SI | 15 | 12 |
| sp18a | sp19a | SCC/SMC/SPI/I2C inputs—internal clock (NMSI) | 20 | 0 |
| sp18b | sp19b | SCC/SMC/SPI/I2C inputs—external clock (NMSI) | 5 | 5 |
| sp22 | sp23 | PIO/TIMER/IDMA inputs | 10 | 3 |

Table 8. AC Characteristics for CPM Inputs¹


Note:

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.



Figure 5 shows the SCC/SMC/SPI/I²C external clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I²C External Clock Diagram

Figure 6 shows the SCC/SMC/SPI/I²C internal clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I²C Internal Clock Diagram



Figure 7 shows PIO, timer, and DMA signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 7. PIO, Timer, and DMA Signal Diagram

Table 9 lists SIU input characteristics.

| Table 9. AC Characteristics for SIU Inputs' |
|---|
|---|

| Spec N | lumber | Characteristic | Setup (ns) | Hold (ns) |
|--------|--------|----------------------------------|------------|-----------|
| Setup | Hold | | 66 MHz | 66 MHz |
| sp11 | sp10 | AACK/ARTRY/TA/TS/TEA/DBG/BG/BR | 6 | 1 |
| sp12 | sp10 | Data bus in normal mode | 5 | 1 |
| sp13 | sp10 | Data bus in ECC and PARITY modes | 8 | 1 |
| sp14 | sp10 | DP pins | 8 | 1 |
| sp14 | sp10 | All other pins | 5 | 1 |

Note:

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.



Figure 9 shows the interaction of several bus signals.





Figure 9. Bus Signals

Figure 10 shows signal behavior for all parity modes (including ECC, RMW parity, and standard parity).





| MODCK_H-MODCK[1-3] | Input Clock Frequency ^{2,3,4} | CPM Multiplication Factor ^{2, 5} | CPM Frequency ² | Core Multiplication Factor ^{2, 6} | Core Frequency ² |
|--------------------|---|--|-------------------------------|---|--------------------------------|
| | | | 1 | | |
| 0001_101 | 33 MHz | 3 | 100 MHz | 4 | 133 MHz |
| 0001_110 | 33 MHz | 3 | 100 MHz | 5 | 166 MHz |
| 0001_111 | 33 MHz | 3 | 100 MHz | 6 | 200 MHz |
| 0010_000 | 33 MHz | 3 | 100 MHz | 7 | 233 MHz |
| 0010_001 | 33 MHz | 3 | 100 MHz | 8 | 266 MHz |
| | | | | | |
| 0010_010 | 33 MHz | 4 | 133 MHz | 4 | 133 MHz |
| 0010_011 | 33 MHz | 4 | 133 MHz | 5 | 166 MHz |
| 0010_100 | 33 MHz | 4 | 133 MHz | 6 | 200 MHz |
| 0010_101 | 33 MHz | 4 | 133 MHz | 7 | 233 MHz |
| 0010_110 | 33 MHz | 4 | 133 MHz | 8 | 266 MHz |
| | | | | | |
| 0010_111 | 33 MHz | 5 | 166 MHz | 4 | 133 MHz |
| 0011_000 | 33 MHz | 5 | 166 MHz | 5 | 166 MHz |
| 0011_001 | 33 MHz | 5 | 166 MHz | 6 | 200 MHz |
| 0011_010 | 33 MHz | 5 | 166 MHz | 7 | 233 MHz |
| 0011_011 | 33 MHz | 5 | 166 MHz | 8 | 266 MHz |
| | | | | | |
| 0011_100 | 33 MHz | 6 | 200 MHz | 4 | 133 MHz |
| 0011_101 | 33 MHz | 6 | 200 MHz | 5 | 166 MHz |
| 0011_110 | 33 MHz | 6 | 200 MHz | 6 | 200 MHz |
| 0011_111 | 33 MHz | 6 | 200 MHz | 7 | 233 MHz |
| 0100_000 | 33 MHz | 6 | 200 MHz | 8 | 266 MHz |
| | T | | | | |
| 0100_001 | _ | | Reserved | | |
| 0100_010 | | | | | |
| 0100_011 | | | | | |
| 0100_100 | | | | | |
| 0100_101 | | | | | |
| 0100_110 | | | | | |

Table 13. Clock Configuration Modes¹ (continued)



Pinout

4.1 Pin Assignments

Figure 13 shows the pinout of the MPC8260 480 TBGA package as viewed from the top surface.




Figure 13. Pinout of the 480 TBGA Package as Viewed from the Top Surface



Figure 14 shows the side profile of the TBGA package to indicate the direction of the top surface view.




Table 14 shows the pinout list of the MPC8260. Table 15 defines conventions and acronyms used in Table 14.

| Pin Name | Ball |
|----------|------|
| BR | W5 |
| BG | F4 |
| ABB/IRQ2 | E2 |
| TS | E3 |
| AO | G1 |
| A1 | H5 |
| A2 | H2 |
| A3 | H1 |
| A4 | J5 |
| A5 | J4 |
| A6 | J3 |
| A7 | J2 |
| A8 | J1 |
| A9 | К4 |
| A10 | КЗ |
| A11 | К2 |
| A12 | К1 |
| A13 | L5 |
| A14 | L4 |
| A15 | L3 |
| A16 | L2 |
| A17 | L1 |

| Table 14. Pinout Lis | st |
|----------------------|----|
|----------------------|----|



| Pin Name | Ball |
|----------|------|
| D7 | B5 |
| D8 | A20 |
| D9 | E17 |
| D10 | B15 |
| D11 | B13 |
| D12 | A11 |
| D13 | E9 |
| D14 | B7 |
| D15 | B4 |
| D16 | D19 |
| D17 | D17 |
| D18 | D15 |
| D19 | C13 |
| D20 | B11 |
| D21 | A8 |
| D22 | A5 |
| D23 | C5 |
| D24 | C19 |
| D25 | C17 |
| D26 | C15 |
| D27 | D13 |
| D28 | C11 |
| D29 | B8 |
| D30 | A4 |
| D31 | E6 |
| D32 | E18 |
| D33 | B17 |
| D34 | A15 |
| D35 | A12 |
| D36 | D11 |
| D37 | C8 |
| D38 | E7 |
| D39 | A3 |
| D40 | D18 |
| D41 | A17 |



| Pin Name | Ball |
|--------------------------|------|
| WT/BADDR30/IRQ3 | U3 |
| L2_HIT/IRQ4 | Y4 |
| CPU_BG/BADDR31/IRQ5 | U4 |
| CPU_DBG | R2 |
| CPU_BR | Y3 |
| CSO | F25 |
| CS1 | C29 |
| CS2 | E27 |
| CS3 | E28 |
| CS4 | F26 |
| CS5 | F27 |
| CS6 | F28 |
| CS7 | G25 |
| CS8 | D29 |
| CS9 | E29 |
| CS10/BCTL1 | F29 |
| CS11/AP0 | G28 |
| BADDR27 | T5 |
| BADDR28 | U1 |
| ALE | T2 |
| BCTL0 | A27 |
| PWE0/PSDDQM0/PBS0 | C25 |
| PWE1/PSDDQM1/PBS1 | E24 |
| PWE2/PSDDQM2/PBS2 | D24 |
| PWE3/PSDDQM3/PBS3 | C24 |
| PWE4/PSDDQM4/PBS4 | B26 |
| PWE5/PSDDQM5/PBS5 | A26 |
| PWE6/PSDDQM6/PBS6 | B25 |
| PWE7/PSDDQM7/PBS7 | A25 |
| PSDA10/PGPL0 | E23 |
| PSDWE/PGPL1 | B24 |
| POE/PSDRAS/PGPL2 | A24 |
| PSDCAS/PGPL3 | B23 |
| PGTA/PUPMWAIT/PGPL4/PPBS | A23 |
| PSDAMUX/PGPL5 | D22 |



| Pin Name | Ball |
|------------------|------|
| LCL_D6 | K25 |
| LCL_D7 | L29 |
| LCL_D8 | L27 |
| LCL_D9 | L26 |
| LCL_D10 | L25 |
| LCL_D11 | M29 |
| LCL_D12 | M28 |
| LCL_D13 | M27 |
| LCL_D14 | M26 |
| LCL_D15 | N29 |
| LCL_D16 | T25 |
| LCL_D17 | U27 |
| LCL_D18 | U26 |
| LCL_D19 | U25 |
| LCL_D20 | V29 |
| LCL_D21 | V28 |
| LCL_D22 | V27 |
| LCL_D23 | V26 |
| LCL_D24 | W27 |
| LCL_D25 | W26 |
| LCL_D26 | W25 |
| LCL_D27 | Y29 |
| LCL_D28 | Y28 |
| LCL_D29 | Y25 |
| LCL_D30 | AA29 |
| LCL_D31 | AA28 |
| LCL_DP0 | L28 |
| LCL_DP1 | N28 |
| LCL_DP2 | T28 |
| LCL_DP3 | W28 |
| IRQ0/NMI_OUT | T1 |
| IRQ7/INT_OUT/APE | D1 |
| TRST | АНЗ |
| тск | AG5 |
| TMS | AJ3 |



Pinout

Table 14. Pinout List (continued)

| Pin Name | Ball |
|---|-------------------|
| TDI | AE6 |
| TDO | AF5 |
| TRIS | AB4 |
| PORESET | AG6 |
| HRESET | AH5 |
| SRESET | AF6 |
| QREQ | AA3 |
| RSTCONF | AJ4 |
| MODCK1/AP1/TC0/BNKSEL0 | W2 |
| MODCK2/AP2/TC1/BNKSEL1 | W3 |
| MODCK3/AP3/TC2/BNKSEL2 | W4 |
| XFC | AB2 |
| CLKIN1 | AH4 |
| PA0/RESTART1/DREQ3/FCC2_UTM_TXADDR2 | AC29 ² |
| PA1/REJECT1/FCC2_UTM_TXADDR1/DONE3 | AC25 ² |
| PA2/CLK20/FCC2_UTM_TXADDR0/DACK3 | AE28 ² |
| PA3/CLK19/FCC2_UTM_RXADDR0/DACK4/L1RXD1A2 | AG29 ² |
| PA4/REJECT2/FCC2_UTM_RXADDR1/DONE4 | AG28 ² |
| PA5/RESTART2/DREQ4/FCC2_UTM_RXADDR2 | AG26 ² |
| PA6/L1RSYNCA1 | AE24 ² |
| PA7/SMSYN2/L1TSYNCA1/L1GNTA1 | AH25 ² |
| PA8/SMRXD2/L1RXD0A1/L1RXDA1 | AF23 ² |
| PA9/SMTXD2/L1TXD0A1 | AH23 ² |
| PA10/FCC1_UT8_RXD0/FCC1_UT16_RXD8/MSNUM5 | AE22 ² |
| PA11/FCC1_UT8_RXD1/FCC1_UT16_RXD9/MSNUM4 | AH22 ² |
| PA12/FCC1_UT8_RXD2/FCC1_UT16_RXD10/MSNUM3 | AJ21 ² |
| PA13/FCC1_UT8_RXD3/FCC1_UT16_RXD11/MSNUM2 | AH20 ² |
| PA14/FCC1_UT8_RXD4/FCC1_UT16_RXD12/FCC1_RXD3 | AG19 ² |
| PA15/FCC1_UT8_RXD5/FCC1_UT16_RXD13/FCC1_RXD2 | AF18 ² |
| PA16/FCC1_UT8_RXD6/FCC1_UT16_RXD14/FCC1_RXD1 | AF17 ² |
| PA17/FCC1_UT8_RXD7/FCC1_UT16_RXD15/FCC1_RXD0/FCC1_RXD | AE16 ² |
| PA18/FCC1_UT8_TXD7/FCC1_UT16_TXD15/FCC1_TXD0/FCC1_TXD AJ16 ² | |
| PA19/FCC1_UT8_TXD6/FCC1_UT16_TXD14/FCC1_TXD1 | AG15 ² |
| PA20/FCC1_UT8_TXD5/FCC1_UT16_TXD13/FCC1_TXD2 | AJ13 ² |
| PA21/FCC1_UT8_TXD4/FCC1_UT16_TXD12/FCC1_TXD3 | AE13 ² |



| Pin Name | Ball |
|--|-------------------|
| PA22/FCC1_UT8_TXD3/FCC1_UT16_TXD11 | AF12 ² |
| PA23/FCC1_UT8_TXD2/FCC1_UT16_TXD10 | AG11 ² |
| PA24/FCC1_UT8_TXD1/FCC1_UT16_TXD9/MSNUM1 | AH9 ² |
| PA25/FCC1_UT8_TXD0/FCC1_UT16_TXD8/MSNUM0 | AJ8 ² |
| PA26/FCC1_UTM_RXCLAV/FCC1_UTS_RXCLAV/FCC1_MII_RX_ER | AH7 ² |
| PA27/FCC1_UT_RXSOC/FCC1_MII_RX_DV | AF7 ² |
| PA28/FCC1_UTM_RXENB/FCC1_UTS_RXENB/FCC1_MII_TX_EN | AD5 ² |
| PA29/FCC1_UT_TXSOC/FCC1_MII_TX_ER | AF1 ² |
| PA30/FCC1_UTM_TXCLAV/FCC1_UTS_TXCLAV/FCC1_MII_CRS/FCC1_RTS | AD3 ² |
| PA31/FCC1_UTM_TXENB/FCC1_UTS_TXENB/FCC1_MII_COL | AB5 ² |
| PB4/FCC3_TXD3/FCC2_UT8_RXD0/L1RSYNCA2/FCC3_RTS | AD28 ² |
| PB5/FCC3_TXD2/FCC2_UT8_RXD1/L1TSYNCA2/L1GNTA2 | AD26 ² |
| PB6/FCC3_TXD1/FCC2_UT8_RXD2/L1RXDA2/L1RXD0A2 | AD25 ² |
| PB7/FCC3_TXD0/FCC3_TXD/FCC2_UT8_RXD3/L1TXDA2/L1TXD0A2 | AE26 ² |
| PB8/FCC2_UT8_TXD3/FCC3_RXD0/FCC3_RXD/TXD3/L1RSYNCD1 | AH27 ² |
| PB9/FCC2_UT8_TXD2/FCC3_RXD1/L1TXD2A2/L1TSYNCD1/L1GNTD1 | AG24 ² |
| PB10/FCC2_UT8_TXD1/FCC3_RXD2/L1RXDD1 | AH24 ² |
| PB11/FCC3_RXD3/FCC2_UT8_TXD0/L1TXDD1 | AJ24 ² |
| PB12/FCC3_MII_CRS/L1CLKOB1/L1RSYNCC1/TXD2 | AG22 ² |
| PB13/FCC3_MII_COL/L1RQB1/L1TSYNCC1/L1GNTC1/L1TXD1A2 | AH21 ² |
| PB14/FCC3_MII_TX_EN/RXD3/L1RXDC1 | AG20 ² |
| PB15/FCC3_MII_TX_ER/RXD2/L1TXDC1 | AF19 ² |
| PB16/FCC3_MII_RX_ER/L1CLKOA1/CLK18 | AJ18 ² |
| PB17/FCC3_MII_RX_DV/L1RQA1/CLK17 | AJ17 ² |
| PB18/FCC2_UT8_RXD4/FCC2_RXD3/L1CLKOD2/L1RXD2A2 | AE14 ² |
| PB19/FCC2_UT8_RXD5/FCC2_RXD2/L1RQD2/L1RXD3A2 | AF13 ² |
| PB20/FCC2_UT8_RXD6/FCC2_RXD1/L1RSYNCD2/L1TXD1A1 | AG12 ² |
| PB21/FCC2_UT8_RXD7/FCC2_RXD0/FCC2_RXD/L1TSYNCD2/L1GNTD2/ L1TXD2A1 | AH11 ² |
| PB22/FCC2_UT8_TXD7/FCC2_TXD0/FCC2_TXD/L1RXD1A1/L1RXDD2 | AH16 ² |
| PB23/FCC2_UT8_TXD6/FCC2_TXD1/L1RXD2A1/L1TXDD2 | AE15 ² |
| PB24/FCC2_UT8_TXD5/FCC2_TXD2/L1RXD3A1/L1RSYNCC2 | AJ9 ² |
| PB25/FCC2_UT8_TXD4/FCC2_TXD3/L1TSYNCC2/L1GNTC2/L1TXD3A1 | AE9 ² |
| PB26/FCC2_MII_CRS/FCC2_UT8_TXD1/L1RXDC2 | AJ7 ² |
| PB27/FCC2_MII_COL/FCC2_UT8_TXD0/L1TXDC2 | AH6 ² |



Pinout

Table 14. Pinout List (continued)

| Pin Name | Ball |
|---|-------------------|
| PB28/FCC2_MII_RX_ER/FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1 | AE3 ² |
| PB29/FCC2_UTM_RXCLAV/FCC2_UTS_RXCLAV/L1RSYNCB2/ FCC2_MII_TX_EN | AE2 ² |
| PB30/FCC2_MII_RX_DV/FCC2_UT_TXSOC/L1RXDB2 | AC5 ² |
| PB31/FCC2_MII_TX_ER/FCC2_UT_RXSOC/L1TXDB2 | AC4 ² |
| PC0/DREQ1/BRG07/SMSYN2/L1CLKOA2 | AB26 ² |
| PC1/DREQ2/BRGO6/L1RQA2 | AD29 ² |
| PC2/FCC3_CD/FCC2_UT8_TXD3/DONE2 | AE29 ² |
| PC3/FCC3_CTS/FCC2_UT8_TXD2/DACK2/CTS4 | AE27 ² |
| PC4/FCC2_UTM_RXENB/FCC2_UTS_RXENB/SI2_L1ST4/FCC2_CD | AF27 ² |
| PC5/FCC2_UTM_TXCLAV/FCC2_UTS_TXCLAV/SI2_L1ST3/FCC2_CTS | AF24 ² |
| PC6/FCC1_CD/L1CLKOC1/FCC1_UTM_RXADDR2/FCC1_UTS_RXADDR2/ FCC1_UTM_RXCLAV1 | AJ26 ² |
| PC7/FCC1_CTS/L1RQC1/FCC1_UTM_TXADDR2/FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1 | AJ25 ² |
| PC8/CD4/RENA4/FCC1_UT16_TXD0/SI2_L1ST2/CTS3 | AF22 ² |
| PC9/CTS4/CLSN4/FCC1_UT16_TXD1/SI2_L1ST1/L1TSYNCA2/L1GNTA2 | AE21 ² |
| PC10/CD3/RENA3/FCC1_UT16_TXD2/SI1_L1ST4/FCC2_UT8_RXD3 | AF20 ² |
| PC11/CTS3/CLSN3/L1CLKOD1/L1TXD3A2/FCC2_UT8_RXD2 | AE19 ² |
| PC12/CD2/RENA2/SI1_L1ST3/FCC1_UTM_RXADDR1/FCC1_UTS_RXADDR1 | AE18 ² |
| PC13/CTS2/CLSN2/L1RQD1/FCC1_UTM_TXADDR1/FCC1_UTS_TXADDR1 | AH18 ² |
| PC14/CD1/RENA1/FCC1_UTM_RXADDR0/FCC1_UTS_RXADDR0 | AH17 ² |
| PC15/CTS1/CLSN1/SMTXD2/FCC1_UTM_TXADDR0/FCC1_UTS_TXADDR0 | AG16 ² |
| PC16/CLK16/TIN4 | AF15 ² |
| PC17/CLK15/TIN3/BRGO8 | AJ15 ² |
| PC18/CLK14/TGATE2 | AH14 ² |
| PC19/CLK13/BRGO7/SPICLK | AG13 ² |
| PC20/CLK12/TGATE1 | AH12 ² |
| PC21/CLK11/BRGO6 | AJ11 ² |
| PC22/CLK10/DONE1 | AG10 ² |
| PC23/CLK9/BRGO5/DACK1 | AE10 ² |
| PC24/FCC2_UT8_TXD3/CLK8/TOUT4 | AF9 ² |
| PC25/FCC2_UT8_TXD2/CLK7/BRGO4 | AE8 ² |
| PC26/CLK6/TOUT3/TMCLK | AJ6 ² |
| PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3 | AG2 ² |
| PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2 | AF3 ² |



| Symbol | Meaning |
|--------|--|
| UTS | Indicates that a signal is part of the UTOPIA slave interface |
| UT8 | Indicates that a signal is part of the 8-bit UTOPIA interface |
| UT16 | Indicates that a signal is part of the 16-bit UTOPIA interface |
| MII | Indicates that a signal is part of the media independent interface |

Table 15. Symbol Legend (continued)

5 Package Description

The following sections provide the package parameters and mechanical dimensions for the MPC8260.

5.1 Package Parameters

Package parameters are provided in Table 16. The package type is a 37.5×37.5 mm, 480-lead TBGA.

| Parameter | Value |
|----------------------------------|--------------------------|
| Package Outline | 37.5 x 37.5 mm |
| Interconnects | 480 (29 x 29 ball array) |
| Pitch | 1.27 mm |
| Nominal unmounted package height | 1.55 mm |

Table 16. Package Parameters



6 Ordering Information

Figure 16 provides an example of the Freescale part numbering nomenclature for the MPC8260. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 16. Freescale Part Number Key

7 Document Revision History

Table 17 lists significant changes in each revision of this document.

| Table 17 | . Document | Revision | History |
|----------|------------|----------|---------|
|----------|------------|----------|---------|

| Rev. Number | Date | Substantive Change(s) |
|----------------|---------|--|
| 2 | 05/2010 | Added a note about rise/fall time on CPM input pins above Table 8, "AC Characteristics for CPM Inputs." |
| 1.3 | 9/2005 | Document template update. |
| 1.2 | 8/2003 | Note: In revision 0.7, sp30 (Table 10) was changed. This change was not previously recorded in this "Document Revision History" Table. Addition of MPC8255 description to Section 1, "Features" Addition of Figure 2 Addition of VCCSYN to "Note: Core, PLL, and I/O Supply Voltages" following Table 2 Addition of note 1 to Table 3 Addition of notes or modifications to Figure 3 through Figure 8 Addition of reference notes 4, 5, and 6 to Table 13 Addition of SPICLK to PC19 in Table 14. It is documented correctly in the MPC8260 PowerQUICC IITM Family Reference Manual but had previously been omitted from Table 14. |
| 1.1 | 5/2002 | Section 1, "Features": updated minimum supported core frequency to 133 MHz Addition of "Note" at bottom of page 5. Table 13: Note 3. |

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and PowerQUICCare trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QUICC Engine, is a trademarksof Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 1149.1 and 802.3 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© 2010 Freescale Semiconductor, Inc.

Document Number: MPC8260EC Rev. 2 05/2010



