E·XFL

NXP USA Inc. - XPC8260CZUIFBC Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	200MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/xpc8260czuifbc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- Common on-chip processor (COP) test interface
- High-performance (4.4–5.1 SPEC95 benchmark at 200 MHz; 280 Dhrystones MIPS at 200 MHz)
- Supports bus snooping for data cache coherency
- Floating-point unit (FPU)
- Separate power supply for internal logic and for I/O
- Separate PLLs for G2 core and for the CPM
 - G2 core and CPM can run at different frequencies for power/performance optimization
 - Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
 - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
 - Bus supports multiple master designs
 - Supports single- and four-beat burst transfers
 - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
 - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
 - Single-master bus, supports external slaves
 - Eight-beat burst transfers
 - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- System interface unit (SIU)
 - Clock synthesizer
 - Reset controller
 - Real-time clock (RTC) register
 - Periodic interrupt timer
 - Hardware bus monitor and software watchdog timer
 - IEEE Std 1149.1[™] JTAG test access port
- Twelve-bank memory controller
 - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other userdefinable peripherals
 - Byte write enables and selectable parity generation
 - 32-bit address decodes with programmable bank size
 - Three user programmable machines, general-purpose chip-select machine, and page-mode pipeline SDRAM machine
 - Byte selects for 64 bus width (60x) and byte selects for 32 bus width (local)
 - Dedicated interface logic for SDRAM
- CPU core can be disabled and the device can be used in slave mode to an external core
- Communications processor module (CPM)



- Up to eight TDM interfaces (4 on the MPC8255)
 - Supports two groups of four TDM channels for a total of eight TDMs
 - 2,048 bytes of SI RAM
 - Bit or byte resolution
 - Independent transmit and receive routing, frame synchronization
 - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8260.

2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8260. Table 1 shows the maximum electrical ratings.

Rating	Symbol	Value	Unit
Core supply voltage ²	VDD	-0.3 – 2.75	V
PLL supply voltage ²	VCCSYN	-0.3 – 2.75	V
I/O supply voltage ³	VDDH	-0.3 – 4.0	V
Input voltage ⁴	VIN	GND(-0.3) – 3.6	V
Junction temperature	Tj	120	۵°
Storage temperature range	T _{STG}	(-55) – (+150)	۵°

Table 1. Absolute Maximum Ratings¹

Note:

¹ Absolute maximum ratings are stress ratings only; functional operation (see Table 2) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

² Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

³ Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.0 V during normal operation.

⁴ Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

Table 2 lists recommended operational voltage conditions.

Rating	Symbol	2.5-V Device ²	Unit
Core supply voltage	VDD	2.4–2.7	V
PLL supply voltage	VCCSYN	2.4–2.7	V
I/O supply voltage	VDDH	3.135 – 3.465	V
Input voltage	VIN	GND (-0.3) – 3.465	V
Junction temperature (maximum)	Тj	105	°C

Table 2. Recommended Operating Conditions¹

¹ **Caution:** These are the recommended and tested operating conditions. Proper device operating outside of these conditions is not guaranteed.

² Parts labeled with an "-HVA" suffix are 2.6-V devices.

NOTE: Core, PLL, and I/O Supply Voltages

VDDH, VCCSYN, and VDD must track each other and both must vary in the same direction—in the positive direction (+5% and +0.1 Vdc) or in the negative direction (-5% and -0.1 Vdc).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

Figure 2 shows the undershoot and overshoot voltage of the 60x and local bus memory interface of the MPC8280. Note that in PCI mode the I/O interface is different.



Figure 2. Overshoot/Undershoot Voltage



Characteristic	Symbol	Min	Мах	Unit
I _{OL} = 5.3mA	V _{OL}	—	0.4	V
<u>CS</u> [0-9]				
<u>CS(10)/BCTL1</u>				
CS(11)/AP(0)				
BADDR[27–28]				
ALE				
BCTLO				
PWE(0:7)/PSDDQM(0:7)/PBS(0:7)				
PSDA10/PGPL0				
PSDWE/PGPL1				
L SDW/E/L GPL 1				
LOF/LSDBAS/LGPL2				
LSDCAS/LGPL3				
LGTA/LUPMWAIT/LGPL4/LPBS				
LSDAMUX ³ /LGPL5				
LWR				
MODCK1/AP(1)/TC(0)/BNKSEL(0)				
MODCK2/AP(2)/TC(1)/BNKSEL(1)				
MODCK3/AP(3)/TC(2)/BNKSEL(2)				
I _{OL} = 3.2mA				
L_A14				
L_A15/SMI				
L_/20				
L A22				
L_A23				
L_A24				
L_A25				
L_A26				
L_A28/CORE_SRESET				
LCL D(0-31)				
LCL DP(0-3)				
PA[0-31]				
PB[4-31]				
PC[0-31]				
PD[4–31]				
TDO				

Table 3. DC Electrical Characteristics¹ (continued)

¹ The default configuration of the CPM pins (PA[0–31], PB[4–31], PC[0–31], PD[4–31]) is input. To prevent excessive DC current, it is recommended to either pull unused pins to GND or VDDH, or to configure them as outputs.

² The leakage current is measured for nominal VDD, VCCSYN, and VDD.



³ Rev C.2 silicon only.

2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

Characteristics	Symbol	Value	Unit	Air Flow
Thermal resistance for TBGA	θ_{JA}	13.07 ¹	°C/W	NC ²
	θ_{JA}	9.55 ¹	°C/W	1 m/s
	θ_{JA}	10.48 ³	°C/W	NC
	θ_{JA}	7.78 ³	°C/W	1 m/s

Table 4. Thermal Characteristics

Note:

¹ Assumes a single layer board with no thermal vias

² Natural convection

³ Assumes a four layer board

2.3 **Power Considerations**

The average chip-junction temperature, T_I, in °C can be obtained from the following:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$

where

 $T_A = ambient \ temperature \ ^\circ C$

 θ_{JA} = package thermal resistance, junction to ambient, °C/W

 $P_{\rm D} = P_{\rm INT} + P_{\rm I/O}$

 $P_{INT} = I_{DD} \times V_{DD}$ Watts (chip internal power)

 $P_{I/O}$ = power dissipation on input and output pins (determined by user)

For most applications $P_{I/O} < 0.3 \times P_{INT}$. If $P_{I/O}$ is neglected, an approximate relationship between P_D and T_I is the following:

$$P_{\rm D} = K/(T_{\rm J} + 273^{\circ} \,\rm C) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathrm{D}} \mathbf{x} \left(\mathbf{T}_{\mathrm{A}} + 273^{\circ} \,\mathrm{C} \right) + \boldsymbol{\theta}_{\mathrm{JA}} \,\mathbf{x} \,\mathbf{P}_{\mathrm{D}}^{2} \tag{3}$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

(1)



2.3.1 Layout Practices

Each V_{CC} pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{CC} power supply should be bypassed to ground using at least four 0.1 µF by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} and ground should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MPC8260 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 5 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required for conditions above $P_D = 3W$ (when the ambient temperature is 70° C or greater) to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink.

							P _{INT} (W) ²		
Bus (MHz)	CPM Multiplier	CPU Multiplier	CPM (MHz)	CPU (MHz)			Vddl		
					2.4	2.5	2.6	2.7	2.8 ³
33.3	4	4	133.3	133.3	2.04	2.14	2.26	2.38	2.50
50.0	2	3	100	150.0	2.21	2.30	2.45	2.59	2.69
66.7	2	2.5	133.3	166.7	2.47	2.62	2.74	2.88	3.02
66.7	2.5	2.5	166.7	166.7	2.57	2.69	2.83	2.98	3.12
66.7	2	3	133.3	200.0	2.81	2.95	3.12	3.29	3.43
66.7	2.5	3	166.7	200.0	2.88	3.05	3.22	3.38	3.55
50.0	3	4	150	200.0	2.83	3.00	3.14	3.31	3.48

Table 5. Estimated Power Dissipation for Various Configurations¹

Note:

¹ Test temperature = room temperature (25° C)

² $P_{INT} = I_{DD} \times V_{DD}$ Watts

³ 2.8 Vddl does not apply to HiP3 Rev C silicon.



2.4 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for the 66 MHz MPC8260 device. Note that AC timings are based on a 50-pf load. Typical output buffer impedances are shown in Table 6.

Output Buffers	Typical Impedance (Ω)
60x bus	40
Local bus	40
Memory controller	40
Parallel I/O	46

Table 6.	Output	Buffer	Impedances ¹
----------	--------	--------	-------------------------

Note:

¹ These are typical values at 65° C. The impedance may vary by ±25% with process and temperature.

Table 7 lists CPM output characteristics.

Table 7.	AC	Characteristics	for	СРМ	Outputs ¹
		•		•••••	

Spec N	lumber	Characteristic	Max Delay (ns)	Min Delay (ns)
Max	Min	Characteristic	66 MHz	66 MHz
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	1
sp36b	sp37b	FCC outputs—external clock (NMSI)	14	2
sp40	sp41	TDM outputs/SI	25	5
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	19	1
sp38b	sp39b	Ex_SCC/SMC/SPI/I2C outputs—external clock (NMSI)	19	2
sp42	sp43	PIO/TIMER/IDMA outputs	14	1

Note:

¹ Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

Table 8 lists CPM input characteristics.

NOTE: Rise/Fall Time on CPM Input Pins

It is recommended that the rise/fall time on CPM input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.



Spec N	lumber	Characteristic	Setup (ns)	Hold (ns)
Setup	Hold		66 MHz	66 MHz
sp16a	sp17a	FCC inputs—internal clock (NMSI)	10	0
sp16b	sp17b	FCC inputs—external clock (NMSI)	3	3
sp20	sp21	TDM inputs/SI	15	12
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	0
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	5
sp22	sp23	PIO/TIMER/IDMA inputs	10	3

Table 8. AC Characteristics for CPM Inputs¹

Note:

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.



Figure 5 shows the SCC/SMC/SPI/I²C external clock.



Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I²C External Clock Diagram

Figure 6 shows the SCC/SMC/SPI/I²C internal clock.



Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I²C Internal Clock Diagram



Figure 7 shows PIO, timer, and DMA signals.



Note: TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

Figure 7. PIO, Timer, and DMA Signal Diagram

Table 9 lists SIU input characteristics.

|--|

Spec Number		Characteristic	Setup (ns)	Hold (ns)
Setup	Hold		66 MHz	66 MHz
sp11	sp10	AACK/ARTRY/TA/TS/TEA/DBG/BG/BR	6	1
sp12	sp10	Data bus in normal mode	5	1
sp13	sp10	Data bus in ECC and PARITY modes	8	1
sp14	sp10	DP pins	8	1
sp14	sp10	All other pins	5	1

Note:

¹ Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.



Figure 9 shows the interaction of several bus signals.



Figure 9. Bus Signals

Figure 10 shows signal behavior for all parity modes (including ECC, RMW parity, and standard parity).





Figure 11 shows signal behavior in MEMC mode.



Figure 11. MEMC Mode Diagram

NOTE

Generally, all MPC8260 bus and system output signals are driven from the rising edge of the input clock (CLKin). Memory controller signals, however, trigger on four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of CLKin. However, the spacing of T2 and T4 depends on the PLL clock ratio selected, as shown in Table 11.

PLL Clock Patio	Tick Spacing (T1 Occurs at the Rising Edge of CLKin)			
	T2	ТЗ	Т4	
1:2, 1:3, 1:4, 1:5, 1:6	1/4 CLKin	1/2 CLKin	3/4 CLKin	
1:2.5	3/10 CLKin	1/2 CLKin	8/10 CLKin	
1:3.5	4/14 CLKin	1/2 CLKin	11/14 CLKin	

Figure 12 is a graphical representation of Table 11.



Figure 12. Internal Tick Spacing for Memory Controller Signals



MODCK_H-MODCK[1-3]	Input Clock Frequency ^{2,3,4}	CPM Multiplication Factor ^{2, 5}	CPM Frequency ²	Core Multiplication Factor ^{2, 6}	Core Frequency ²
			·		
0001_101	33 MHz	3	100 MHz	4	133 MHz
0001_110	33 MHz	3	100 MHz	5	166 MHz
0001_111	33 MHz	3	100 MHz	6	200 MHz
0010_000	33 MHz	3	100 MHz	7	233 MHz
0010_001	33 MHz	3	100 MHz	8	266 MHz
	•		4		•
0010_010	33 MHz	4	133 MHz	4	133 MHz
0010_011	33 MHz	4	133 MHz	5	166 MHz
0010_100	33 MHz	4	133 MHz	6	200 MHz
0010_101	33 MHz	4	133 MHz	7	233 MHz
0010_110	33 MHz	4	133 MHz	8	266 MHz
	I.		4		ļ
0010_111	33 MHz	5	166 MHz	4	133 MHz
0011_000	33 MHz	5	166 MHz	5	166 MHz
0011_001	33 MHz	5	166 MHz	6	200 MHz
0011_010	33 MHz	5	166 MHz	7	233 MHz
0011_011	33 MHz	5	166 MHz	8	266 MHz
	ł		4		ł
0011_100	33 MHz	6	200 MHz	4	133 MHz
0011_101	33 MHz	6	200 MHz	5	166 MHz
0011_110	33 MHz	6	200 MHz	6	200 MHz
0011_111	33 MHz	6	200 MHz	7	233 MHz
0100_000	33 MHz	6	200 MHz	8	266 MHz
0100_001			Reserved		
0100_010					
0100_011					
0100_100	1				
0100_101	1				
0100_110	1				

Table 13. Clock Configuration Modes¹ (continued)



Clock Configuration Modes

MODCK_H-MODCK[1-3]	Input Clock Frequency ^{2,3,4}	CPM Multiplication Factor ^{2, 5}	CPM Frequency ²	Core Multiplication Factor ^{2, 6}	Core Frequency ²
0100_111			Reserved		
0101_000					
0101_001					
0101_010	1				
0101_011	1				
0101_100	-				
0101_101	66 MHz	2	133 MHz	2	133 MHz
0101_110	66 MHz	2	133 MHz	2.5	166 MHz
0101_111	66 MHz	2	133 MHz	3	200 MHz
0110_000	66 MHz	2	133 MHz	3.5	233 MHz
0110_001	66 MHz	2	133 MHz	4	266 MHz
0110_010	66 MHz	2	133 MHz	4.5	300 MHz
	•		!		<u> </u>
0110_011	66 MHz	2.5	166 MHz	2	133 MHz
0110_100	66 MHz	2.5	166 MHz	2.5	166 MHz
0110_101	66 MHz	2.5	166 MHz	3	200 MHz
0110_110	66 MHz	2.5	166 MHz	3.5	233 MHz
0110_111	66 MHz	2.5	166 MHz	4	266 MHz
0111_000	66 MHz	2.5	166 MHz	4.5	300 MHz
0111_001	66 MHz	3	200 MHz	2	133 MHz
0111_010	66 MHz	3	200 MHz	2.5	166 MHz
0111_011	66 MHz	3	200 MHz	3	200 MHz
0111_100	66 MHz	3	200 MHz	3.5	233 MHz
0111_101	66 MHz	3	200 MHz	4	266 MHz
0111_110	66 MHz	3	200 MHz	4.5	300 MHz
					I
0111_111	66 MHz	3.5	233 MHz	2	133 MHz
1000_000	66 MHz	3.5	233 MHz	2.5	166 MHz
1000_001	66 MHz	3.5	233 MHz	3	200 MHz
1000_010	66 MHz	3.5	233 MHz	3.5	233 MHz
1000_011	66 MHz	3.5	233 MHz	4	266 MHz
1000_100	66 MHz	3.5	233 MHz	4.5	300 MHz

Table 13. Clock Configuration Modes¹ (continued)

Note:



4.1 Pin Assignments

Figure 13 shows the pinout of the MPC8260 480 TBGA package as viewed from the top surface.



Figure 13. Pinout of the 480 TBGA Package as Viewed from the Top Surface



Table 14. Pinout List (continued)

A18MSA19N5A20N4A21N3A22N2A23N1A24P4A5P3A26P1A27P1A28R1A29R3A30R6A31F1T10F1T11G4T12G3T13C1T51Z0C1T51Z1F2T51Z3F3AACKF3ARTRYF1D56V1D58/ROSV2D0A16D3A13D4A13D4A13D4A13D4A13D5A13D4A14D5A16D5D9D6A6	Pin Name	Ball
A19N5A20N4A21N3A22N2A23N1A24P4A25P3A26P1A27P1A28R1A29R3A30R5A31R4TT0G1TT1G4TT2G3TT3G2TT4F2TSZ0C1TSI20C1TSI21F3AAKF3AAKF3AAKF3TSI20C1TSI21F3TSI20C1TSI21F3TSI20C1TSI21F3TSI20C1TSI21F3AAKF3AAKF3AAKF3AAKF3AAKF3AAKF3AATRYE1DBBIRQ3V2D0A18D3A13D4A12D5D5D4C5D4C5D5	A18	M5
A20N4A21N3A22N2A23N1A24P4A25P3A26P1A27P1A28R1A29R3A30R5A31R4TT0F1TT1G4TT2G3TT3G2TT4P2TS2D3TS20C1TS121E4TS123P3AACKP3ATTYD2DAGV1DB6V1DB5R03D3S20D1A13D4B20D1A13D4D3D5D3D3S20D1A13D4D4D5D9D6A6	A19	N5
A21N3A22N2A23N1A24P4A25P3A26P1A27P1A28R1A29R3A30R4T10F1T11G4T12G3T13G2T14P2T520C1T5120D3T5120C1T5121E4T5122D2T5123F1AARTRYF1D6V1D85/IRQ3V2D0A13D1A13D2A13D2A13D3C1T5120C1T5120C1T5121C1D6V1D6V1D6V1D6A13D1A13D2A13D4D2D5D9D6A6	A20	N4
A22N2A23N1A24P4A25P3A26P2A27P1A28R1A29R3A30R5A31P4T10F1T11G4T12G3T13G2T14P2T5X0C1T5I21G3T5I22D2T5I23F5AACKF3ARTRYE1D56V1D6A13D4A13D4A13D4A13D4A13D4A13D5A13D6D9D6A6	A21	N3
A23N1A24P4A25P3A26P2A27P1A28R1A29R3A30R5A31R4TT0F1TT1G4TT2G3TT3C2TT4P2TS7D3TSI20C1TSI21E4TSI22D2TSI23F5AACKF3ARTRYE1DBGV1DBGV1DBGA13D2A13D4C1D3A13D4A13D4A14D5A15D6D9D6A6	A22	N2
A24P4A25P3A26P2A27P1A28P1A29R3A30R5A31R4TT0F1TT1G4TT2G3TT3G2TT4P2TSTD3TSIZ0C1TSIZ1E4TSIZ3F5AACKF3ARTRYE1D0D2D1A18D2A13D4D2D5A3D6D9D6A6	A23	N1
A25P3A26P2A27P1A28R1A29R3A30R5A31R4T0F1T11G4T12G3T33G2T44F2T557D3T5120C1T5123E4T5123F5AACKF3ARTRYE1D6GV1D7D2D1A18D2A16D3D1D1A18D2D1D3D1D3D1D3D1D4A13D4D4D5D3D5D3D4D4D5D4D5D4D5D5D6D9D6A6	A24	P4
A26 P2 A27 P1 A28 R1 A29 R3 A30 R5 A31 R4 TT0 F1 TT1 G4 TT2 G3 TT3 G2 TT4 F2 TBST D3 TSI20 C1 TSI21 E4 TSI22 D2 TSI23 F5 AACK F3 ARTRY E1 DB6/RO3 V2 D1 A18 D2 A16 D3 A13 D4 A13	A25	Р3
A27P1A28R1A29R3A30R5A31R4T10F1T11G4T12G3T13G2T14F2TBSTD3TSI20C1TSI22D2TSI23F5AACKF3ARTRYE1DBB/RO3V2D0E20D1A16D3A13D4E12D5D9D6M4D6D9	A26	P2
A28R1A29R3A30R5A31R4T10F1T11G4T2G3T3G2T4F2T5TD3TSI20C1TSI22D2TSI23F5AACKF3ARTRYE1DBB/RQ3V2D1A18D2A13D4A13D4D9D6D9	A27	P1
A29R3A30R5A31R4TT0F1TT1G4TT2G3TT3G2TT4F2TBSTD3TSI20C1TSI21E4TSI23F5AACKF3ARTRYE1DBGV1DBGV1D1A18D2A16D3A13D4A18D5A0D4A13D4D9D6D9	A28	R1
A30 R5 A31 R4 TT0 F1 TT1 G4 TT2 G3 TT3 G2 TT4 F2 TBST D3 TSIZ0 C1 TSIZ1 E4 TSIZ2 D2 TSIZ3 F5 AACK F3 ARTRY E1 DBG V1 D1 D2 D1 B2 D1 B2 D1 ARTRY D2 D1 D3 M1 D2 M1 D1 B2 D1 ARTRY D2 M1 D3 M2 D1 M3 D2 M1 D2 M1 D2 M2 D1 M2 D3 M2 D3 M3 D4 M2 D5 D9 D6 M2	A29	R3
A31R4TT0F1TT1G4TT2G3TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBGV1D0A18D1A18D2A16D3A13D4D9D6D9D6D9	A30	R5
TT0F1TT1G4TT2G3TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/RQ3V2D1A18D2A13D4A14D5D9D6D9D6D9	A31	R4
T11G4TT2G3TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/IRQ3V2D1A18D2A16D3E12D4D4D5D9D6A6	ТТО	F1
TT2G3TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/IRQ3V2D0B20D1A18D2A16D3C1D4D9D6A6	TT1	G4
TT3G2TT4F2TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBB/IRQ3V2D1A18D2A16D3A13D4E12D5A6	TT2	G3
TT4 F2 TBST D3 TSIZ0 C1 TSIZ1 E4 TSIZ2 D2 TSIZ3 F5 AACK F3 ARTRY E1 DBB/IRQ3 V2 D1 A18 D2 A16 D3 A13 D4 D9 D6 A6	ТТ3	G2
TBSTD3TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBGV1DBB/IRQ3V2DB20D1A18D2A16D3A13D4E12D5D6ARTRYD9D6A6	TT4	F2
TSIZ0C1TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBBGV1DBBJ/RQ3V2D0B20D1A18D2A16D3A13D4E12D6A6	TBST	D3
TSIZ1E4TSIZ2D2TSIZ3F5AACKF3ARTRYE1DEGV1DBB/IRQ3V2D0B20D1A18D2A16D3A13D4E12D5D6A6	TSIZO	C1
TSIZ2D2TSIZ3F5AACKF3ARTRYE1DBGV1DBB/IRQ3V2D0B20D1A18D2A16D3A13D4E12D5D9D6A6	TSIZ1	E4
TSIZ3F5AACKF3ARTRYE1DBGV1DBB/RQ3V2D0B20D1A18D2A16D3A13D4E12D5D9D6A6	TSIZ2	D2
AACKF3ARTRYE1DBGV1DBB/IRQ3V2D0B20D1A18D2A16D3A13D4E12D5D9D6A6	TSIZ3	F5
ARTRY E1 DBG V1 DBB/IRQ3 V2 D0 B20 D1 A18 D2 A16 D3 A13 D4 E12 D5 D9 D6 A6	AACK	F3
DBG V1 DBB/IRQ3 V2 D0 B20 D1 A18 D2 A16 D3 A13 D4 E12 D5 D9 D6 A6	ARTRY	E1
DBB/IRQ3 V2 D0 B20 D1 A18 D2 A16 D3 A13 D4 E12 D5 D9 D6 A6	DBG	V1
D0B20D1A18D2A16D3A13D4E12D5D9D6A6	DBB/IRQ3	V2
D1 A18 D2 A16 D3 A13 D4 E12 D5 D9 D6 A6	D0	B20
D2 A16 D3 A13 D4 E12 D5 D9 D6 A6	D1	A18
D3 A13 D4 E12 D5 D9 D6 A6	D2	A16
D4 E12 D5 D9 D6 A6	D3	A13
D5 D9 D9 A6	D4	E12
D6 A6	D5	D9
	D6	A6



Table 14. Pinout List (continued)

Pin Name	Ball
LWE0/LSDDQM0/LBS0	H28
LWE1/LSDDQM1/LBS1	H27
LWE2/LSDDQM2/LBS2	H26
LWE3/LSDDQM3/LBS3	G29
LSDA10/LGPL0	D27
LSDWE/LGPL1	C28
LOE/LSDRAS/LGPL2	E26
LSDCAS/LGPL3	D25
LGTA/LUPMWAIT/LGPL4/LPBS	C26
LGPL5/LSDAMUX ¹	B27
LWR	D28
L_A14	N27
L_A15/SMI	Т29
L_A16	R27
L_A17/CKSTP_OUT	R26
L_A18	R29
L_A19	R28
L_A20	W29
L_A21	P28
L_A22	N26
L_A23	AA27
L_A24	P29
L_A25	AA26
L_A26	N25
L_A27	AA25
L_A28/CORE_SRESET	AB29
L_A29	AB28
L_A30	P25
L_A31	AB27
LCL_D0	H29
LCL_D1	J29
LCL_D2	J28
LCL_D3	J27
LCL_D4	J26
LCL_D5	J25



Table 14. Pinout List (continued)

Pin Name	Ball
LCL_D6	K25
LCL_D7	L29
LCL_D8	L27
LCL_D9	L26
LCL_D10	L25
LCL_D11	M29
LCL_D12	M28
LCL_D13	M27
LCL_D14	M26
LCL_D15	N29
LCL_D16	T25
LCL_D17	U27
LCL_D18	U26
LCL_D19	U25
LCL_D20	V29
LCL_D21	V28
LCL_D22	V27
LCL_D23	V26
LCL_D24	W27
LCL_D25	W26
LCL_D26	W25
LCL_D27	Y29
LCL_D28	Y28
LCL_D29	Y25
LCL_D30	AA29
LCL_D31	AA28
LCL_DP0	L28
LCL_DP1	N28
LCL_DP2	T28
LCL_DP3	W28
IRQ0/NMI_OUT	T1
IRQ7/INT_OUT/APE	D1
TRST	АНЗ
тск	AG5
тмѕ	AJ3



Table 14. Pinout List (continued)

Pin Name	Ball
VCCSYN1	В9
GNDSYN	AB1
SPARE1 ³	AE11
SPARE4 ³	U5
SPARE5 ⁴	AF25
SPARE6 ³	V4
THERMAL0 ⁵	AA1
THERMAL1 ⁵	AG4
I/O power	AG21, AG14, AG8, AJ1, AJ2, AH1, AH2, AG3, AF4, AE5, AC27, Y27, T27, P27, K26, G27, AE25, AF26, AG27, AH28, AH29, AJ28, AJ29, C7, C14, C16, C20, C23, E10, A28, A29, B28, B29, C27, D26, E25, H3, M4, T3, AA4, A1, A2, B1, B2, C3, D4, E5
Core Power	U28, U29, K28, K29, A9, A19, B19, M1, M2, Y1, Y2, AC1, AC2, AH19, AJ19, AH10, AJ10, AJ5
Ground	AA5, AF21, AF14, AF8, AE7, AF11, AE17, AE23, AC26, AB25, Y26, V25, T26, R25, P26, M25, K27, H25, G26, D7, D10, D14, D16, D20, D23, C9, E11, E13, E15, E19, E22, B3, G5, H4, K5, M3, P5, T4, Y5, AA2, AC3

Note:

¹ Only on Rev C.2 silicon.

² The default configuration of the CPM pins (PA[0–31], PB[4–31], PC[0–31], PD[4–31]) is input. To prevent excessive DC current, it is recommended to either pull unused pins to GND or VDDH, or to configure them as outputs.

³ Must be pulled down or left floating.

⁴ Must be pulled down or left floating. However, if compatibility with HiP4 silicon is required, this pin must be pulled up or left floating.

⁵ For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* available at www.freescale.com.

Symbols used in Table 14 are described in Table 15.

Table 15. Symbol Legend

Symbol	Meaning
OVERBAR	Signals with overbars, such as \overline{TA} , are active low
UTM	Indicates that a signal is part of the UTOPIA master interface



Symbol	Meaning
UTS	Indicates that a signal is part of the UTOPIA slave interface
UT8	Indicates that a signal is part of the 8-bit UTOPIA interface
UT16	Indicates that a signal is part of the 16-bit UTOPIA interface
МІІ	Indicates that a signal is part of the media independent interface

Table 15. Symbol Legend (continued)

5 Package Description

The following sections provide the package parameters and mechanical dimensions for the MPC8260.

5.1 Package Parameters

Package parameters are provided in Table 16. The package type is a 37.5×37.5 mm, 480-lead TBGA.

Parameter	Value
Package Outline	37.5 x 37.5 mm
Interconnects	480 (29 x 29 ball array)
Pitch	1.27 mm
Nominal unmounted package height	1.55 mm

Table 16. Package Parameters