



#### Welcome to **E-XFL.COM**

### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Active
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	200MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=xpc8260vvifbc


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **Features**

Figure 1 shows the block diagram for the MPC8260.



### Notes:

Figure 1. MPC8260 Block Diagram

# 1 Features

The major features of the MPC8260 are as follows:

- Dual-issue integer core
  - A core version of the EC603e microprocessor
  - System core microprocessor supporting frequencies of 133–200 MHz (150–200 MHz for the MPC8255)
  - Separate 16-Kbyte data and instruction caches:
    - Four-way set associative
    - Physically addressed
    - LRU replacement algorithm
  - PowerPC architecture-compliant memory management unit (MMU)

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2

<sup>&</sup>lt;sup>1</sup> Not on MPC8255

<sup>&</sup>lt;sup>2</sup> 4 on the MPC8255

<sup>&</sup>lt;sup>3</sup> 2 on the MPC8255



#### **Features**

- Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
- Interfaces to G2 core through on-chip 24-Kbyte dual-port RAM and DMA controller
- Serial DMA channels for receive and transmit on all serial channels
- Parallel I/O registers with open-drain and interrupt capability
- Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
- Three fast communications controllers (two on the MPC8255) supporting the following protocols:
  - 10/100-Mbit Ethernet/IEEE Std 802.3<sup>TM</sup> CDMA/CS interface through media independent interface (MII)
  - ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 16 K external connections
  - Transparent
  - HDLC—Up to T3 rates (clear channel)
- Two multichannel controllers (MCCs) (only MCC2 on the MPC8255)
  - Each MCC handles 128 serial, full-duplex, 64-Kbps data channels. Each MCC can be split into four subgroups of 32 channels each.
  - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
- Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
  - Ethernet/IEEE 802.3 CDMA/CS
  - HDLC/SDLC and HDLC bus
  - Universal asynchronous receiver transmitter (UART)
  - Synchronous UART
  - Binary synchronous (BISYNC) communications
  - Transparent
- Two serial management controllers (SMCs), identical to those of the MPC860
  - Provide management for BRI devices as general circuit interface (GCI) controllers in timedivision-multiplexed (TDM) channels
  - Transparent
  - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One inter-integrated circuit (I<sup>2</sup>C) controller (identical to the MPC860 I<sup>2</sup>C controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes

5



- Up to eight TDM interfaces (4 on the MPC8255)
  - Supports two groups of four TDM channels for a total of eight TDMs
  - 2,048 bytes of SI RAM
  - Bit or byte resolution
  - Independent transmit and receive routing, frame synchronization
  - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

## 2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8260.

## 2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8260. Table 1 shows the maximum electrical ratings.

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 – 2.75	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 – 2.75	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 – 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) - 3.6	V
Junction temperature	T <sub>j</sub>	120	°C
Storage temperature range	T <sub>STG</sub>	(-55) – (+150)	°C

Table 1. Absolute Maximum Ratings<sup>1</sup>

### Note:

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2

<sup>&</sup>lt;sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see Table 2) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

<sup>&</sup>lt;sup>2</sup> Caution: VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

Caution: VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.0 V during normal operation.

<sup>&</sup>lt;sup>4</sup> Caution: VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.



### **Electrical and Thermal Characteristics**

# Table 3. DC Electrical Characteristics<sup>1</sup> (continued)

Characteristic	Symbol	Min	Max	Unit
I <sub>OL</sub> = 7. <u>0m</u> A	V <sub>OL</sub>	_	0.4	V
BR				
BG				
ABB/IRQ2				
TS NO 241				
A[0-31]				
TT[0-4] TBST				
TSIZE[0-3]				
AACK				
ARTRY				
DBG				
DBB/IRQ3				
D[0-63]				
DP(0)/RSRV/EXT_BR2				
DP(1)/IRQ1/EXT_BG2				
DP(2)/TLBISYNC/IRQ2/EXT_DBG2				
DP(3)/IRQ3/EXT_BR3/CKSTP_OUT				
DP(4)/IRQ4/EXT_BG3/CORE_SREST				
DP(5)/TBEN/IRQ5/EXT_DBG3				
DP(6)/CSE(0)/IRQ6				
DP(7)/CSE(1)/IRQ7				
PSDVAL TA				
TA TEA				
GBL/IRQ1				
CI/BADDR29/IRQ2				
WT/BADDR30/IRQ3				
L2_HIT/IRQ4				
CPU_BG/BADDR31/IRQ5				
CPU_DBG				
CPU_BR				
IRQ0/NMI_OUT				
IRQ7/INT_OUT/APE				
PORESET				
HRESET				
SRESET				
RSTCONF				
QREQ				

### **Electrical and Thermal Characteristics**

<sup>3</sup> Rev C.2 silicon only.

## 2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

**Table 4. Thermal Characteristics** 

Characteristics	Symbol	Value	Unit	Air Flow
Thermal resistance for TBGA	$\theta_{JA}$	13.07 <sup>1</sup>	°C/W	NC <sup>2</sup>
	$\theta_{JA}$	9.55 <sup>1</sup>	°C/W	1 m/s
	$\theta_{JA}$	10.48 <sup>3</sup>	°C/W	NC
	$\theta_{\sf JA}$	7.78 <sup>3</sup>	°C/W	1 m/s

### Note:

- <sup>1</sup> Assumes a single layer board with no thermal vias
- <sup>2</sup> Natural convection
- 3 Assumes a four layer board

## 2.3 Power Considerations

The average chip-junction temperature, T<sub>I</sub>, in °C can be obtained from the following:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA}) \tag{1}$$

where

 $T_A$  = ambient temperature  $^{\circ}C$ 

 $\theta_{\rm JA}$  = package thermal resistance, junction to ambient, °C/W

$$P_D = P_{INT} + P_{I/O}$$

 $P_{INT} = I_{DD} \times V_{DD}$  Watts (chip internal power)

 $P_{I/O}$  = power dissipation on input and output pins (determined by user)

For most applications  $P_{I/O} < 0.3$  x  $P_{INT}$ . If  $P_{I/O}$  is neglected, an approximate relationship between  $P_D$  and  $T_I$  is the following:

$$P_D = K/(T_I + 273^{\circ} C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D x (T_A + 273^{\circ} C) + \theta_{JA} x P_D^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .



## Table 8. AC Characteristics for CPM Inputs<sup>1</sup>

Spec N	lumber	Characteristic	Setup (ns)	Hold (ns)
Setup	Hold	Characteristic	66 MHz	66 MHz
sp16a	sp17a	FCC inputs—internal clock (NMSI)	10	0
sp16b	sp17b	FCC inputs—external clock (NMSI)	3	3
sp20	sp21	TDM inputs/SI	15	12
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	0
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	5
sp22	sp23	PIO/TIMER/IDMA inputs	10	3

### Note:

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.



### **Electrical and Thermal Characteristics**

Figure 3 shows the FCC external clock.




Figure 3. FCC External Clock Diagram

Figure 4 shows the FCC internal clock.





Figure 4. FCC Internal Clock Diagram

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



Figure 5 shows the SCC/SMC/SPI/I<sup>2</sup>C external clock.




Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 5. SCC/SMC/SPI/I<sup>2</sup>C External Clock Diagram

Figure 6 shows the SCC/SMC/SPI/I<sup>2</sup>C internal clock.



Note: There are four possible timing conditions for SCC and SPI:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

Figure 6. SCC/SMC/SPI/I<sup>2</sup>C Internal Clock Diagram

### **Clock Configuration Modes**

### NOTE

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.

# 3 Clock Configuration Modes

To configure the main PLL multiplication factor and the core, CPM, and 60x bus frequencies, the MODCK[1–3] pins are sampled while HRESET is asserted. Table 12 shows the eight basic configuration modes. Another 49 modes are available by using the configuration pin (RSTCONF) and driving four pins on the data bus.

#### NOTE

Clock configurations change only after  $\overline{POR}$  is asserted.

## 3.1 Local Bus Mode

Table 12 describes default clock modes for the MPC8260.

**Table 12. Clock Default Modes** 

MODCK[1-3]	Input Clock Frequency	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency
000	33 MHz	3	100 MHz	4	133 MHz
001	33 MHz	3	100 MHz	5	166 MHz
010	33 MHz	4	133 MHz	4	133 MHz
011	33 MHz	4	133 MHz	5	166 MHz
100	66 MHz	2	133 MHz	2.5	166 MHz
101	66 MHz	2	133 MHz	3	200 MHz
110	66 MHz	2.5	166 MHz	2.5	166 MHz
111	66 MHz	2.5	166 MHz	3	200 MHz

Table 13 describes all possible clock configurations when using the hard reset configuration sequence. Note also that basic modes are shown in boldface type.

Table 13. Clock Configuration Modes<sup>1</sup>

MODCK_H-MODCK[1-3]	Input Clock Frequency <sup>2,3,4</sup>	CPM Multiplication Factor <sup>2, 5</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2, 6</sup>	Core Frequency <sup>2</sup>
0001_000	33 MHz	2	66 MHz	4	133 MHz
0001_001	33 MHz	2	66 MHz	5	166 MHz
0001_010	33 MHz	2	66 MHz	6	200 MHz
0001_011	33 MHz	2	66 MHz	7	233 MHz
0001_100	33 MHz	2	66 MHz	8	266 MHz

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



### **Clock Configuration Modes**

Table 13. Clock Configuration Modes<sup>1</sup> (continued)

MODCK_H-MODCK[1-3]	Input Clock Frequency <sup>2,3,4</sup>	CPM Multiplication Factor <sup>2, 5</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2, 6</sup>	Core Frequency <sup>2</sup>
0100_111			Reserved		
0101_000					
0101_001					
0101_010					
0101_011					
0101_100					
0101_101	66 MHz	2	133 MHz	2	133 MHz
0101_110	66 MHz	2	133 MHz	2.5	166 MHz
0101_111	66 MHz	2	133 MHz	3	200 MHz
0110_000	66 MHz	2	133 MHz	3.5	233 MHz
0110_001	66 MHz	2	133 MHz	4	266 MHz
0110_010	66 MHz	2	133 MHz	4.5	300 MHz
			1,00,000		400 1411
0110_011	66 MHz	2.5	166 MHz	2	133 MHz
0110_100	66 MHz	2.5	166 MHz	2.5	166 MHz
0110_101	66 MHz	2.5	166 MHz	3	200 MHz
0110_110	66 MHz	2.5	166 MHz	3.5	233 MHz
0110_111	66 MHz	2.5	166 MHz	4	266 MHz
0111_000	66 MHz	2.5	166 MHz	4.5	300 MHz
	T		T 1		
0111_001	66 MHz	3	200 MHz	2	133 MHz
0111_010	66 MHz	3	200 MHz	2.5	166 MHz
0111_011	66 MHz	3	200 MHz	3	200 MHz
0111_100	66 MHz	3	200 MHz	3.5	233 MHz
0111_101	66 MHz	3	200 MHz	4	266 MHz
0111_110	66 MHz	3	200 MHz	4.5	300 MHz
0111_111	66 MHz	3.5	233 MHz	2	133 MHz
1000_000	66 MHz	3.5	233 MHz	2.5	166 MHz
1000_001	66 MHz	3.5	233 MHz	3	200 MHz
1000_010	66 MHz	3.5	233 MHz	3.5	233 MHz
1000_011	66 MHz	3.5	233 MHz	4	266 MHz
1000_100	66 MHz	3.5	233 MHz	4.5	300 MHz

Note:

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



## 4.1 Pin Assignments

Figure 13 shows the pinout of the MPC8260 480 TBGA package as viewed from the top surface.




Figure 13. Pinout of the 480 TBGA Package as Viewed from the Top Surface

 ${\bf MPC8260\ PowerQUICC\ II\ Integrated\ Communications\ Processor\ Hardware\ Specifications,\ Rev.\ 2}$ 



## **Table 14. Pinout List (continued)**

Pin Name	Ball
A18	M5
A19	N5
A20	N4
A21	N3
A22	N2
A23	N1
A24	P4
A25	P3
A26	P2
A27	P1
A28	R1
A29	R3
A30	R5
A31	R4
тто	F1
TT1	G4
TT2	G3
TT3	G2
TT4	F2
TBST	D3
TSIZ0	C1
TSIZ1	E4
TSIZ2	D2
TSIZ3	F5
AACK	F3
ARTRY	E1
DBG	V1
DBB/IRQ3	V2
D0	B20
D1	A18
D2	A16
D3	A13
D4	E12
D5	D9
D6	A6

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



## **Table 14. Pinout List (continued)**

Pin Name	Ball
D42	A14
D43	B12
D44	A10
D45	D8
D46	B6
D47	C4
D48	C18
D49	E16
D50	B14
D51	C12
D52	B10
D53	A7
D54	C6
D55	D5
D56	B18
D57	B16
D58	E14
D59	D12
D60	C10
D61	E8
D62	D6
D63	C2
DP0/RSRV/EXT_BR2	B22
IRQ1/DP1/EXT_BG2	A22
IRQ2/DP2/TLBISYNC/EXT_DBG2	E21
IRQ3/DP3/CKSTP_OUT/EXT_BR3	D21
IRQ4/DP4/CORE_SRESET/EXT_BG3	C21
IRQ5/DP5/TBEN/EXT_DBG3	B21
IRQ6/DP6/CSE0	A21
IRQ7/DP7/CSE1	E20
PSDVAL	V3
TA	C22
TEA	V5
GBL/IRQ1	W1
CI/BADDR29/IRQ2	U2

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



## **Table 14. Pinout List (continued)**

Pin Name	Ball
WT/BADDR30/IRQ3	U3
L2_HIT/IRQ4	Y4
CPU_BG/BADDR31/IRQ5	U4
CPU_DBG	R2
CPU_BR	Y3
CS0	F25
CS1	C29
CS2	E27
CS3	E28
CS4	F26
CS5	F27
CS6	F28
CS7	G25
CS8	D29
CS9	E29
CS10/BCTL1	F29
CS11/AP0	G28
BADDR27	T5
BADDR28	U1
ALE	T2
BCTL0	A27
PWE0/PSDDQM0/PBS0	C25
PWE1/PSDDQM1/PBS1	E24
PWE2/PSDDQM2/PBS2	D24
PWE3/PSDDQM3/PBS3	C24
PWE4/PSDDQM4/PBS4	B26
PWE5/PSDDQM5/PBS5	A26
PWE6/PSDDQM6/PBS6	B25
PWE7/PSDDQM7/PBS7	A25
PSDA10/PGPL0	E23
PSDWE/PGPL1	B24
POE/PSDRAS/PGPL2	A24
PSDCAS/PGPL3	B23
PGTA/PUPMWAIT/PGPL4/PPBS	A23
PSDAMUX/PGPL5	D22

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



## Table 14. Pinout List (continued)

Pin Name	Ball
LWE0/LSDDQM0/LBS0	H28
LWE1/LSDDQM1/LBS1	H27
LWE2/LSDDQM2/LBS2	H26
LWE3/LSDDQM3/LBS3	G29
LSDA10/LGPL0	D27
LSDWE/LGPL1	C28
LOE/LSDRAS/LGPL2	E26
LSDCAS/LGPL3	D25
LGTA/LUPMWAIT/LGPL4/LPBS	C26
LGPL5/LSDAMUX <sup>1</sup>	B27
<u>TWR</u>	D28
L_A14	N27
L_A15/SMI	T29
L_A16	R27
L_A17/CKSTP_OUT	R26
L_A18	R29
L_A19	R28
L_A20	W29
L_A21	P28
L_A22	N26
L_A23	AA27
L_A24	P29
L_A25	AA26
L_A26	N25
L_A27	AA25
L_A28/CORE_SRESET	AB29
L_A29	AB28
L_A30	P25
L_A31	AB27
LCL_D0	H29
LCL_D1	J29
LCL_D2	J28
LCL_D3	J27
LCL_D4	J26
LCL_D5	J25

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



## **Table 14. Pinout List (continued)**

Pin Name	Ball
LCL_D6	K25
LCL_D7	L29
LCL_D8	L27
LCL_D9	L26
LCL_D10	L25
LCL_D11	M29
LCL_D12	M28
LCL_D13	M27
LCL_D14	M26
LCL_D15	N29
LCL_D16	T25
LCL_D17	U27
LCL_D18	U26
LCL_D19	U25
LCL_D20	V29
LCL_D21	V28
LCL_D22	V27
LCL_D23	V26
LCL_D24	W27
LCL_D25	W26
LCL_D26	W25
LCL_D27	Y29
LCL_D28	Y28
LCL_D29	Y25
LCL_D30	AA29
LCL_D31	AA28
LCL_DP0	L28
LCL_DP1	N28
LCL_DP2	T28
LCL_DP3	W28
IRQ0/NMI_OUT	T1
IRQ7/INT_OUT/APE	D1
TRST	AH3
TCK	AG5
TMS	AJ3

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



## **Table 14. Pinout List (continued)**

Pin Name	Ball
PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1	AF2 <sup>2</sup>
PC30/FCC2_UT8_TXD3/CLK2/TOUT1	AE1 <sup>2</sup>
PC31/CLK1/BRGO1	AD1 <sup>2</sup>
PD4/BRGO8/L1TSYNCD1/L1GNTD1/FCC3_RTS/SMRXD2	AC28 <sup>2</sup>
PD5/FCC1_UT16_TXD3/DONE1	AD27 <sup>2</sup>
PD6/FCC1_UT16_TXD4/DACK1	AF29 <sup>2</sup>
PD7/SMSYN1/FCC1_UTM_TXADDR3/FCC1_UTS_TXADDR3/ FCC1_UTM_TXADDR4/FCC1_TXCLAV2	AF28 <sup>2</sup>
PD8/SMRXD1/FCC2_UT_TXPRTY/BRGO5	AG25 <sup>2</sup>
PD9/SMTXD1/FCC2_UT_RXPRTY/BRGO3	AH26 <sup>2</sup>
PD10/L1CLKOB2/FCC2_UT8_RXD1/L1RSYNCB1/BRGO4	AJ27 <sup>2</sup>
PD11/L1RQB2/FCC2_UT8_RXD0/L1TSYNCB1/L1GNTB1	AJ23 <sup>2</sup>
PD12/SI1_L1ST2/L1RXDB1	AG23 <sup>2</sup>
PD13/SI1_L1ST1/L1TXDB1	AJ22 <sup>2</sup>
PD14/FCC1_UT16_RXD0/L1CLKOC2/I2CSCL	AE20 <sup>2</sup>
PD15/FCC1_UT16_RXD1/L1RQC2/I2CSDA	AJ20 <sup>2</sup>
PD16/FCC1_UT_TXPRTY/L1TSYNCC1/L1GNTC1/SPIMISO	AG18 <sup>2</sup>
PD17/FCC1_UT_RXPRTY/BRGO2/SPIMOSI	AG17 <sup>2</sup>
PD18/FCC1_UTM_RXADDR4/FCC1_UTS_RXADDR4/FCC1_UTM_RXCLAV3/ SPICLK/FCC2_UTM_RXADDR3/FCC2_UTS_RXADDR0	AF16 <sup>2</sup>
PD19/FCC1_UTM_TXADDR4/FCC1_UTS_TXADDR4/FCC1_UTM_TXCLAV3/ SPISEL/BRGO1/FCC2_UTM_TXADDR3/FCC2_UTS_TXADDR0	AH15 <sup>2</sup>
PD20/RTS4/TENA4/FCC1_UT16_RXD2/L1RSYNCA2	AJ14 <sup>2</sup>
PD21/TXD4/FCC1_UT16_RXD3/L1RXD0A2/L1RXDA2	AH13 <sup>2</sup>
PD22/RXD4/FCC1_UT16_TXD5/L1TXD0A2/L1TXDA2	AJ12 <sup>2</sup>
PD23/RTS3/TENA3/FCC1_UT16_RXD4/L1RSYNCD1	AE12 <sup>2</sup>
PD24/TXD3/FCC1_UT16_RXD5/L1RXDD1	AF10 <sup>2</sup>
PD25/RXD3/FCC1_UT16_TXD6/L1TXDD1	AG9 <sup>2</sup>
PD26/RTS2/TENA2/FCC1_UT16_RXD6/L1RSYNCC1	AH8 <sup>2</sup>
PD27/TXD2/FCC1_UT16_RXD7/L1RXDC1	AG7 <sup>2</sup>
PD28/RXD2/FCC1_UT16_TXD7/L1TXDC1	AE4 <sup>2</sup>
PD29/RTS1/TENA1/FCC1_UTM_RXADDR3/FCC1_UTS_RXADDR3/ FCC1_UTM_RXCLAV2/FCC2_UTM_RXADDR4/FCC2_UTS_RXADDR1	AG1 <sup>2</sup>
PD30/FCC2_UTM_TXENB/FCC2_UTS_TXENB/TXD1	AD4 <sup>2</sup>
PD31/RXD1	AD2 <sup>2</sup>
VCCSYN	AB3

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



## 5.2 Mechanical Dimensions

Figure 15 provides the mechanical dimensions and bottom surface nomenclature of the 480 TBGA package.




Figure 15. Mechanical Dimensions and Bottom Surface Nomenclature

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



# 6 Ordering Information

Figure 16 provides an example of the Freescale part numbering nomenclature for the MPC8260. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Freescale sales office.




Figure 16. Freescale Part Number Key

# 7 Document Revision History

Table 17 lists significant changes in each revision of this document.

**Table 17. Document Revision History** 

Rev. Number	Date	Substantive Change(s)
2	05/2010	Added a note about rise/fall time on CPM input pins above Table 8, "AC Characteristics for CPM Inputs."
1.3	9/2005	Document template update.
1.2	8/2003	<ul> <li>Note: In revision 0.7, sp30 (Table 10) was changed. This change was not previously recorded in this "Document Revision History" Table.</li> <li>Addition of MPC8255 description to Section 1, "Features"</li> <li>Addition of Figure 2</li> <li>Addition of VCCSYN to "Note: Core, PLL, and I/O Supply Voltages" following Table 2</li> <li>Addition of note 1 to Table 3</li> <li>Addition of notes or modifications to Figure 3 through Figure 8</li> <li>Addition of reference notes 4, 5, and 6 to Table 13</li> <li>Addition of note 2 to Table 14</li> <li>Addition of SPICLK to PC19 in Table 14. It is documented correctly in the MPC8260 PowerQUICC II™ Family Reference Manual but had previously been omitted from Table 14.</li> </ul>
1.1	5/2002	<ul> <li>Section 1, "Features": updated minimum supported core frequency to 133 MHz</li> <li>Addition of "Note" at bottom of page 5.</li> <li>Table 13: Note 3.</li> </ul>

MPC8260 PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2



### How to Reach Us:

#### Home Page:

www.freescale.com

### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@ hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and PowerQUICCare trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QUICC Engine, is a trademarksof Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 1149.1 and 802.3 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© 2010 Freescale Semiconductor, Inc.

Document Number: MPC8260EC

Rev. 2 05/2010



