



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC G2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	166MHz
Co-Processors/DSP	Communications; RISC CPM
RAM Controllers	DRAM, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	480-LBGA Exposed Pad
Supplier Device Package	480-TBGA (37.5x37.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/xpc8260zuhfbc">https://www.e-xfl.com/product-detail/nxp-semiconductors/xpc8260zuhfbc</a>

- Common on-chip processor (COP) test interface
- High-performance (4.4–5.1 SPEC95 benchmark at 200 MHz; 280 Dhrystones MIPS at 200 MHz)
- Supports bus snooping for data cache coherency
- Floating-point unit (FPU)
- Separate power supply for internal logic and for I/O
- Separate PLLs for G2 core and for the CPM
  - G2 core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
  - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs
  - Supports single- and four-beat burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
  - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
  - Single-master bus, supports external slaves
  - Eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE Std 1149.1™ JTAG test access port
- Twelve-bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other user-definable peripherals
  - Byte write enables and selectable parity generation
  - 32-bit address decodes with programmable bank size
  - Three user programmable machines, general-purpose chip-select machine, and page-mode pipeline SDRAM machine
  - Byte selects for 64 bus width (60x) and byte selects for 32 bus width (local)
  - Dedicated interface logic for SDRAM
- CPU core can be disabled and the device can be used in slave mode to an external core
- Communications processor module (CPM)

- Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
- Interfaces to G2 core through on-chip 24-Kbyte dual-port RAM and DMA controller
- Serial DMA channels for receive and transmit on all serial channels
- Parallel I/O registers with open-drain and interrupt capability
- Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
- Three fast communications controllers (two on the MPC8255) supporting the following protocols:
  - 10/100-Mbit Ethernet/IEEE Std 802.3™ CDMA/CS interface through media independent interface (MII)
  - ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 16 K external connections
  - Transparent
  - HDLC—Up to T3 rates (clear channel)
- Two multichannel controllers (MCCs) (only MCC2 on the MPC8255)
  - Each MCC handles 128 serial, full-duplex, 64-Kbps data channels. Each MCC can be split into four subgroups of 32 channels each.
  - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
- Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
  - Ethernet/IEEE 802.3 CDMA/CS
  - HDLC/SDLC and HDLC bus
  - Universal asynchronous receiver transmitter (UART)
  - Synchronous UART
  - Binary synchronous (BISYNC) communications
  - Transparent
- Two serial management controllers (SMCs), identical to those of the MPC860
  - Provide management for BRI devices as general circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
  - Transparent
  - UART (low-speed operation)
- One serial peripheral interface identical to the MPC860 SPI
- One inter-integrated circuit (I<sup>2</sup>C) controller (identical to the MPC860 I<sup>2</sup>C controller)
  - Microwire compatible
  - Multiple-master, single-master, and slave modes

- Up to eight TDM interfaces (4 on the MPC8255)
  - Supports two groups of four TDM channels for a total of eight TDMs
  - 2,048 bytes of SI RAM
  - Bit or byte resolution
  - Independent transmit and receive routing, frame synchronization
  - Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
- Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

## 2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8260.

### 2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8260. [Table 1](#) shows the maximum electrical ratings.

**Table 1. Absolute Maximum Ratings<sup>1</sup>**

Rating	Symbol	Value	Unit
Core supply voltage <sup>2</sup>	VDD	-0.3 – 2.75	V
PLL supply voltage <sup>2</sup>	VCCSYN	-0.3 – 2.75	V
I/O supply voltage <sup>3</sup>	VDDH	-0.3 – 4.0	V
Input voltage <sup>4</sup>	VIN	GND(-0.3) – 3.6	V
Junction temperature	T <sub>j</sub>	120	°C
Storage temperature range	T <sub>STG</sub>	(-55) – (+150)	°C

**Note:**

<sup>1</sup> Absolute maximum ratings are stress ratings only; functional operation (see [Table 2](#)) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

<sup>2</sup> **Caution:** VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

<sup>3</sup> **Caution:** VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.0 V during normal operation.

<sup>4</sup> **Caution:** VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

Table 2 lists recommended operational voltage conditions.

**Table 2. Recommended Operating Conditions<sup>1</sup>**

Rating	Symbol	2.5-V Device <sup>2</sup>	Unit
Core supply voltage	VDD	2.4–2.7	V
PLL supply voltage	VCCSYN	2.4–2.7	V
I/O supply voltage	VDDH	3.135 – 3.465	V
Input voltage	VIN	GND (–0.3) – 3.465	V
Junction temperature (maximum)	T <sub>j</sub>	105	°C

<sup>1</sup> **Caution:** These are the recommended and tested operating conditions. Proper device operating outside of these conditions is not guaranteed.


<sup>2</sup> Parts labeled with an “-HVA” suffix are 2.6-V devices.

**NOTE: Core, PLL, and I/O Supply Voltages**

VDDH, VCCSYN, and VDD must track each other and both must vary in the same direction—in the positive direction (+5% and +0.1 Vdc) or in the negative direction (–5% and –0.1 Vdc).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V<sub>CC</sub>).

Figure 2 shows the undershoot and overshoot voltage of the 60x and local bus memory interface of the MPC8280. Note that in PCI mode the I/O interface is different.



**Figure 2. Overshoot/Undershoot Voltage**

Table 3 shows DC electrical characteristics.

**Table 3. DC Electrical Characteristics<sup>1</sup>**

Characteristic	Symbol	Min	Max	Unit
Input high voltage, all inputs except CLKIN	$V_{IH}$	2.0	3.465	V
Input low voltage	$V_{IL}$	GND	0.8	V
CLKIN input high voltage	$V_{IHC}$	2.4	3.465	V
CLKIN input low voltage	$V_{ILC}$	GND	0.4	V
Input leakage current, $V_{IN} = V_{DDH}^2$	$I_{IN}$	—	10	$\mu A$
Hi-Z (off state) leakage current, $V_{IN} = V_{DDH}^2$	$I_{OZ}$	—	10	$\mu A$
Signal low input current, $V_{IL} = 0.8 V$	$I_L$	—	1	$\mu A$
Signal high input current, $V_{IH} = 2.0 V$	$I_H$	—	1	$\mu A$
Output high voltage, $I_{OH} = -2 mA$ except XFC, UTOPIA mode, and open drain pins  In UTOPIA mode: $I_{OH} = -8.0mA$ PA[0-31] PB[4-31] PC[0-31] PD[4-31]	$V_{OH}$	2.4	—	V
In UTOPIA mode: $I_{OL} = 8.0mA$ PA[0-31] PB[4-31] PC[0-31] PD[4-31]	$V_{OL}$	—	0.5	V

Table 3. DC Electrical Characteristics<sup>1</sup> (continued)

Characteristic	Symbol	Min	Max	Unit
$I_{OL} = 7.0\text{mA}$ $\overline{BR}$ $\overline{BG}$ $\overline{ABB}/\overline{IRQ2}$ $\overline{TS}$ $A[0-31]$ $TT[0-4]$ $\overline{TBST}$ $TSIZE[0-3]$ $\overline{AACK}$ $\overline{ARTRY}$ $\overline{DBG}$ $\overline{DBB}/\overline{IRQ3}$ $D[0-63]$ $DP(0)/\overline{RSRV}/\overline{EXT\_BR2}$ $DP(1)/\overline{IRQ1}/\overline{EXT\_BG2}$ $DP(2)/\overline{TLBISYNC}/\overline{IRQ2}/\overline{EXT\_DBG2}$ $DP(3)/\overline{IRQ3}/\overline{EXT\_BR3}/\overline{CKSTP\_OUT}$ $DP(4)/\overline{IRQ4}/\overline{EXT\_BG3}/\overline{CORE\_SREST}$ $DP(5)/\overline{TBEN}/\overline{IRQ5}/\overline{EXT\_DBG3}$ $DP(6)/\overline{CSE(0)}/\overline{IRQ6}$ $DP(7)/\overline{CSE(1)}/\overline{IRQ7}$ $\overline{PSDVAL}$ $\overline{TA}$ $\overline{TEA}$ $\overline{GBL}/\overline{IRQ1}$ $\overline{CI}/\overline{BADDR29}/\overline{IRQ2}$ $\overline{WT}/\overline{BADDR30}/\overline{IRQ3}$ $\overline{L2\_HIT}/\overline{IRQ4}$ $\overline{CPU\_BG}/\overline{BADDR31}/\overline{IRQ5}$ $\overline{CPU\_DBG}$ $\overline{CPU\_BR}$ $\overline{IRQ0}/\overline{NMI\_OUT}$ $\overline{IRQ7}/\overline{INT\_OUT}/\overline{APE}$ $\overline{PORESET}$ $\overline{HRESET}$ $\overline{SRESET}$ $\overline{RSTCONF}$ $\overline{QREQ}$	$V_{OL}$	—	0.4	V

Table 3. DC Electrical Characteristics<sup>1</sup> (continued)

Characteristic	Symbol	Min	Max	Unit
$I_{OL} = 5.3\text{mA}$ $\overline{CS}[0-9]$ $\overline{CS}(10)/\overline{BCTL1}$ $\overline{CS}(11)/\overline{AP}(0)$ $\overline{BADDR}[27-28]$ $\overline{ALE}$ $\overline{BCTL0}$ $\overline{PWE}(0:7)/\overline{PSDDQM}(0:7)/\overline{PBS}(0:7)$ $\overline{PSDA10}/\overline{PGPL0}$ $\overline{PSDWE}/\overline{PGPL1}$ $\overline{POE}/\overline{PSDRAS}/\overline{PGPL2}$ $\overline{PSDCAS}/\overline{PGPL3}$ $\overline{PGTA}/\overline{PUPMWAIT}/\overline{PGPL4}/\overline{PPBS}$ $\overline{PSDAMUX}/\overline{PGPL5}$ $\overline{LWE}[0-3]/\overline{LSDDQM}[0:3]/\overline{LBS}[0-3]$ $\overline{LSDA10}/\overline{LGPL0}$ $\overline{LSDWE}/\overline{LGPL1}$ $\overline{LOE}/\overline{LSDRAS}/\overline{LGPL2}$ $\overline{LSDCAS}/\overline{LGPL3}$ $\overline{LGTA}/\overline{LUPMWAIT}/\overline{LGPL4}/\overline{LPBS}$ $\overline{LSDAMUX}^3/\overline{LGPL5}$ $\overline{LWR}$ $\overline{MODCK1}/\overline{AP}(1)/\overline{TC}(0)/\overline{BNKSEL}(0)$ $\overline{MODCK2}/\overline{AP}(2)/\overline{TC}(1)/\overline{BNKSEL}(1)$ $\overline{MODCK3}/\overline{AP}(3)/\overline{TC}(2)/\overline{BNKSEL}(2)$	$V_{OL}$	—	0.4	V
$I_{OL} = 3.2\text{mA}$ $\overline{L\_A14}$ $\overline{L\_A15}/\overline{SMI}$ $\overline{L\_A16}$ $\overline{L\_A17}/\overline{CKSTP\_OUT}$ $\overline{L\_A18}$ $\overline{L\_A19}$ $\overline{L\_A20}$ $\overline{L\_A21}$ $\overline{L\_A22}$ $\overline{L\_A23}$ $\overline{L\_A24}$ $\overline{L\_A25}$ $\overline{L\_A26}$ $\overline{L\_A27}$ $\overline{L\_A28}/\overline{CORE\_SRESET}$ $\overline{L\_A29}$ $\overline{L\_A30}$ $\overline{L\_A31}$ $\overline{LCL\_D}(0-31)$ $\overline{LCL\_DP}(0-3)$ $\overline{PA}[0-31]$ $\overline{PB}[4-31]$ $\overline{PC}[0-31]$ $\overline{PD}[4-31]$ $\overline{TDO}$				

<sup>1</sup> The default configuration of the CPM pins ( $\overline{PA}[0-31]$ ,  $\overline{PB}[4-31]$ ,  $\overline{PC}[0-31]$ ,  $\overline{PD}[4-31]$ ) is input. To prevent excessive DC current, it is recommended to either pull unused pins to GND or VDDH, or to configure them as outputs.

<sup>2</sup> The leakage current is measured for nominal VDD, VCCSYN, and VDD.



<sup>3</sup> Rev C.2 silicon only.

## 2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

Table 4. Thermal Characteristics

Characteristics	Symbol	Value	Unit	Air Flow
Thermal resistance for TBGA	$\theta_{JA}$	13.07 <sup>1</sup>	°C/W	NC <sup>2</sup>
	$\theta_{JA}$	9.55 <sup>1</sup>	°C/W	1 m/s
	$\theta_{JA}$	10.48 <sup>3</sup>	°C/W	NC
	$\theta_{JA}$	7.78 <sup>3</sup>	°C/W	1 m/s

**Note:**

<sup>1</sup> Assumes a single layer board with no thermal vias

<sup>2</sup> Natural convection

<sup>3</sup> Assumes a four layer board

## 2.3 Power Considerations

The average chip-junction temperature,  $T_J$ , in °C can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (1)$$

where

$T_A$  = ambient temperature °C

$\theta_{JA}$  = package thermal resistance, junction to ambient, °C/W

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{DD} \times V_{DD}$  Watts (chip internal power)

$P_{I/O}$  = power dissipation on input and output pins (determined by user)

For most applications  $P_{I/O} < 0.3 \times P_{INT}$ . If  $P_{I/O}$  is neglected, an approximate relationship between  $P_D$  and  $T_J$  is the following:

$$P_D = K / (T_J + 273^\circ \text{C}) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273^\circ \text{C}) + \theta_{JA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## 2.3.1 Layout Practices

Each  $V_{CC}$  pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{CC}$  power supply should be bypassed to ground using at least four 0.1  $\mu$ F by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{CC}$  and ground should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as  $V_{CC}$  and GND planes.

All output pins on the MPC8260 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 5 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required for conditions above  $P_D = 3W$  (when the ambient temperature is 70° C or greater) to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink.

**Table 5. Estimated Power Dissipation for Various Configurations<sup>1</sup>**

Bus (MHz)	CPM Multiplier	CPU Multiplier	CPM (MHz)	CPU (MHz)	$P_{INT} (W)^2$				
					Vddl				
					2.4	2.5	2.6	2.7	2.8 <sup>3</sup>
33.3	4	4	133.3	133.3	2.04	2.14	2.26	2.38	2.50
50.0	2	3	100	150.0	2.21	2.30	2.45	2.59	2.69
66.7	2	2.5	133.3	166.7	2.47	2.62	2.74	2.88	3.02
66.7	2.5	2.5	166.7	166.7	2.57	2.69	2.83	2.98	3.12
66.7	2	3	133.3	200.0	2.81	2.95	3.12	3.29	3.43
66.7	2.5	3	166.7	200.0	2.88	3.05	3.22	3.38	3.55
50.0	3	4	150	200.0	2.83	3.00	3.14	3.31	3.48

**Note:**

<sup>1</sup> Test temperature = room temperature (25° C)

<sup>2</sup>  $P_{INT} = I_{DD} \times V_{DD}$  Watts

<sup>3</sup> 2.8 Vddl does not apply to HiP3 Rev C silicon.

## 2.4 AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for the 66 MHz MPC8260 device. Note that AC timings are based on a 50-pf load. Typical output buffer impedances are shown in Table 6.

**Table 6. Output Buffer Impedances<sup>1</sup>**

Output Buffers	Typical Impedance ( $\Omega$ )
60x bus	40
Local bus	40
Memory controller	40
Parallel I/O	46

**Note:**

<sup>1</sup> These are typical values at 65° C. The impedance may vary by  $\pm 25\%$  with process and temperature.

Table 7 lists CPM output characteristics.

**Table 7. AC Characteristics for CPM Outputs<sup>1</sup>**

Spec Number		Characteristic	Max Delay (ns)	Min Delay (ns)
Max	Min		66 MHz	66 MHz
sp36a	sp37a	FCC outputs—internal clock (NMSI)	6	1
sp36b	sp37b	FCC outputs—external clock (NMSI)	14	2
sp40	sp41	TDM outputs/SI	25	5
sp38a	sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	19	1
sp38b	sp39b	Ex_SCC/SMC/SPI/I2C outputs—external clock (NMSI)	19	2
sp42	sp43	PIO/TIMER/IDMA outputs	14	1

**Note:**

<sup>1</sup> Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

Table 8 lists CPM input characteristics.

### **NOTE: Rise/Fall Time on CPM Input Pins**

It is recommended that the rise/fall time on CPM input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

**Table 8. AC Characteristics for CPM Inputs<sup>1</sup>**


Spec Number		Characteristic	Setup (ns)	Hold (ns)
Setup	Hold		66 MHz	66 MHz
sp16a	sp17a	FCC inputs—internal clock (NMSI)	10	0
sp16b	sp17b	FCC inputs—external clock (NMSI)	3	3
sp20	sp21	TDM inputs/SI	15	12
sp18a	sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	0
sp18b	sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	5
sp22	sp23	PIO/TIMER/IDMA inputs	10	3

**Note:**

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 7 shows PIO, timer, and DMA signals.



**Note:** TGATE is asserted on the rising edge of the clock; it is deasserted on the falling edge.

**Figure 7. PIO, Timer, and DMA Signal Diagram**

Table 9 lists SIU input characteristics.

**Table 9. AC Characteristics for SIU Inputs<sup>1</sup>**

Spec Number		Characteristic	Setup (ns)	Hold (ns)
Setup	Hold		66 MHz	66 MHz
sp11	sp10	AACK/ARTRY/TA/TS/TEA/DBG/BG/BR	6	1
sp12	sp10	Data bus in normal mode	5	1
sp13	sp10	Data bus in ECC and PARITY modes	8	1
sp14	sp10	DP pins	8	1
sp14	sp10	All other pins	5	1

**Note:**

<sup>1</sup> Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

**NOTE**

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLK<sub>in</sub>'s rising edge.

## 3 Clock Configuration Modes

To configure the main PLL multiplication factor and the core, CPM, and 60x bus frequencies, the MODCK[1–3] pins are sampled while  $\overline{\text{HRESET}}$  is asserted. Table 12 shows the eight basic configuration modes. Another 49 modes are available by using the configuration pin ( $\overline{\text{RSTCONF}}$ ) and driving four pins on the data bus.

**NOTE**

Clock configurations change only after  $\overline{\text{POR}}$  is asserted.

### 3.1 Local Bus Mode

Table 12 describes default clock modes for the MPC8260.

**Table 12. Clock Default Modes**

MODCK[1–3]	Input Clock Frequency	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency
000	33 MHz	3	100 MHz	4	133 MHz
001	33 MHz	3	100 MHz	5	166 MHz
010	33 MHz	4	133 MHz	4	133 MHz
011	33 MHz	4	133 MHz	5	166 MHz
100	66 MHz	2	133 MHz	2.5	166 MHz
101	66 MHz	2	133 MHz	3	200 MHz
110	66 MHz	2.5	166 MHz	2.5	166 MHz
111	66 MHz	2.5	166 MHz	3	200 MHz

Table 13 describes all possible clock configurations when using the hard reset configuration sequence. Note also that basic modes are shown in boldface type.

**Table 13. Clock Configuration Modes<sup>1</sup>**

MODCK_H–MODCK[1–3]	Input Clock Frequency <sup>2,3,4</sup>	CPM Multiplication Factor <sup>2, 5</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2, 6</sup>	Core Frequency <sup>2</sup>
0001_000	33 MHz	2	66 MHz	4	133 MHz
0001_001	33 MHz	2	66 MHz	5	166 MHz
0001_010	33 MHz	2	66 MHz	6	200 MHz
0001_011	33 MHz	2	66 MHz	7	233 MHz
0001_100	33 MHz	2	66 MHz	8	266 MHz

Table 13. Clock Configuration Modes<sup>1</sup> (continued)

MODCK_H–MODCK[1–3]	Input Clock Frequency <sup>2,3,4</sup>	CPM Multiplication Factor <sup>2, 5</sup>	CPM Frequency <sup>2</sup>	Core Multiplication Factor <sup>2, 6</sup>	Core Frequency <sup>2</sup>
0001_101	<b>33 MHz</b>	<b>3</b>	<b>100 MHz</b>	<b>4</b>	<b>133 MHz</b>
0001_110	<b>33 MHz</b>	<b>3</b>	<b>100 MHz</b>	<b>5</b>	<b>166 MHz</b>
0001_111	33 MHz	3	100 MHz	6	200 MHz
0010_000	33 MHz	3	100 MHz	7	233 MHz
0010_001	33 MHz	3	100 MHz	8	266 MHz
0010_010	<b>33 MHz</b>	<b>4</b>	<b>133 MHz</b>	<b>4</b>	<b>133 MHz</b>
0010_011	<b>33 MHz</b>	<b>4</b>	<b>133 MHz</b>	<b>5</b>	<b>166 MHz</b>
0010_100	33 MHz	4	133 MHz	6	200 MHz
0010_101	33 MHz	4	133 MHz	7	233 MHz
0010_110	33 MHz	4	133 MHz	8	266 MHz
0010_111	33 MHz	5	166 MHz	4	133 MHz
0011_000	33 MHz	5	166 MHz	5	166 MHz
0011_001	33 MHz	5	166 MHz	6	200 MHz
0011_010	33 MHz	5	166 MHz	7	233 MHz
0011_011	33 MHz	5	166 MHz	8	266 MHz
0011_100	33 MHz	6	200 MHz	4	133 MHz
0011_101	33 MHz	6	200 MHz	5	166 MHz
0011_110	33 MHz	6	200 MHz	6	200 MHz
0011_111	33 MHz	6	200 MHz	7	233 MHz
0100_000	33 MHz	6	200 MHz	8	266 MHz
0100_001	Reserved				
0100_010					
0100_011					
0100_100					
0100_101					
0100_110					

- <sup>1</sup> Because of speed dependencies, not all of the possible configurations in [Table 13](#) are applicable.
- <sup>2</sup> The user should choose the input clock frequency and the multiplication factors such that the frequency of the CPU ranges between 133–200 and the CPM ranges between 50–166 MHz.
- <sup>3</sup> Input clock frequency is given only for the purpose of reference. User should set MODCK\_H–MODCK\_L so that the resulting configuration does not exceed the frequency rating of the user's part.
- <sup>4</sup> 60x and local bus frequency. Identical to CLKIN.
- <sup>5</sup> CPM multiplication factor = CPM clock/bus clock
- <sup>6</sup> CPU multiplication factor = Core PLL multiplication factor

## 4 Pinout

This section provides the pin assignments and pinout list for the MPC8260.



Table 14. Pinout List (continued)

Pin Name	Ball
D7	B5
D8	A20
D9	E17
D10	B15
D11	B13
D12	A11
D13	E9
D14	B7
D15	B4
D16	D19
D17	D17
D18	D15
D19	C13
D20	B11
D21	A8
D22	A5
D23	C5
D24	C19
D25	C17
D26	C15
D27	D13
D28	C11
D29	B8
D30	A4
D31	E6
D32	E18
D33	B17
D34	A15
D35	A12
D36	D11
D37	C8
D38	E7
D39	A3
D40	D18
D41	A17

Table 14. Pinout List (continued)

Pin Name	Ball
$\overline{\text{LWE0}}/\text{LSDDQM0}/\text{LBS0}$	H28
$\overline{\text{LWE1}}/\text{LSDDQM1}/\text{LBS1}$	H27
$\overline{\text{LWE2}}/\text{LSDDQM2}/\text{LBS2}$	H26
$\overline{\text{LWE3}}/\text{LSDDQM3}/\text{LBS3}$	G29
$\text{LSDA10}/\text{LGPL0}$	D27
$\overline{\text{LSDWE}}/\text{LGPL1}$	C28
$\overline{\text{LOE}}/\text{LSDRAS}/\text{LGPL2}$	E26
$\overline{\text{LSDCAS}}/\text{LGPL3}$	D25
$\overline{\text{LGTA}}/\text{LUPMWAIT}/\text{LGPL4}/\text{LPBS}$	C26
$\text{LGPL5}/\text{LSDAMUX}^1$	B27
$\overline{\text{LWR}}$	D28
L_A14	N27
L_A15/ $\overline{\text{SMI}}$	T29
L_A16	R27
L_A17/ $\overline{\text{CKSTP\_OUT}}$	R26
L_A18	R29
L_A19	R28
L_A20	W29
L_A21	P28
L_A22	N26
L_A23	AA27
L_A24	P29
L_A25	AA26
L_A26	N25
L_A27	AA25
L_A28/ $\overline{\text{CORE\_SRESET}}$	AB29
L_A29	AB28
L_A30	P25
L_A31	AB27
LCL_D0	H29
LCL_D1	J29
LCL_D2	J28
LCL_D3	J27
LCL_D4	J26
LCL_D5	J25

Table 14. Pinout List (continued)

Pin Name	Ball
PA22/FCC1_UT8_TXD3/FCC1_UT16_TXD11	AF12 <sup>2</sup>
PA23/FCC1_UT8_TXD2/FCC1_UT16_TXD10	AG11 <sup>2</sup>
PA24/FCC1_UT8_TXD1/FCC1_UT16_TXD9/MSNUM1	AH9 <sup>2</sup>
PA25/FCC1_UT8_TXD0/FCC1_UT16_TXD8/MSNUM0	AJ8 <sup>2</sup>
PA26/FCC1_UTM_RXCLAV/FCC1_UTS_RXCLAV/FCC1_MII_RX_ER	AH7 <sup>2</sup>
PA27/FCC1_UT_RXSOC/FCC1_MII_RX_DV	AF7 <sup>2</sup>
PA28/FCC1_UTM_RXENB/FCC1_UTS_RXENB/FCC1_MII_TX_EN	AD5 <sup>2</sup>
PA29/FCC1_UT_TXSOC/FCC1_MII_TX_ER	AF1 <sup>2</sup>
PA30/FCC1_UTM_TXCLAV/FCC1_UTS_TXCLAV/FCC1_MII_CRS/FCC1_RTS	AD3 <sup>2</sup>
PA31/FCC1_UTM_TXENB/FCC1_UTS_TXENB/FCC1_MII_COL	AB5 <sup>2</sup>
PB4/FCC3_TXD3/FCC2_UT8_RXD0/L1RSYNCA2/FCC3_RTS	AD28 <sup>2</sup>
PB5/FCC3_TXD2/FCC2_UT8_RXD1/L1TSYNCA2/L1GNTA2	AD26 <sup>2</sup>
PB6/FCC3_TXD1/FCC2_UT8_RXD2/L1RXDA2/L1RXD0A2	AD25 <sup>2</sup>
PB7/FCC3_TXD0/FCC3_TXD/FCC2_UT8_RXD3/L1TXDA2/L1TXD0A2	AE26 <sup>2</sup>
PB8/FCC2_UT8_TXD3/FCC3_RXD0/FCC3_RXD/TXD3/L1RSYNCD1	AH27 <sup>2</sup>
PB9/FCC2_UT8_TXD2/FCC3_RXD1/L1TXD2A2/L1TSYNCD1/L1GNTD1	AG24 <sup>2</sup>
PB10/FCC2_UT8_TXD1/FCC3_RXD2/L1RXDD1	AH24 <sup>2</sup>
PB11/FCC3_RXD3/FCC2_UT8_TXD0/L1TXDD1	AJ24 <sup>2</sup>
PB12/FCC3_MII_CRS/L1CLKOB1/L1RSYNCC1/TXD2	AG22 <sup>2</sup>
PB13/FCC3_MII_COL/L1RQB1/L1TSYNCC1/L1GNTC1/L1TXD1A2	AH21 <sup>2</sup>
PB14/FCC3_MII_TX_EN/RXD3/L1RXDC1	AG20 <sup>2</sup>
PB15/FCC3_MII_TX_ER/RXD2/L1TXDC1	AF19 <sup>2</sup>
PB16/FCC3_MII_RX_ER/L1CLKOA1/CLK18	AJ18 <sup>2</sup>
PB17/FCC3_MII_RX_DV/L1RQA1/CLK17	AJ17 <sup>2</sup>
PB18/FCC2_UT8_RXD4/FCC2_RXD3/L1CLKOD2/L1RXD2A2	AE14 <sup>2</sup>
PB19/FCC2_UT8_RXD5/FCC2_RXD2/L1RQD2/L1RXD3A2	AF13 <sup>2</sup>
PB20/FCC2_UT8_RXD6/FCC2_RXD1/L1RSYNCD2/L1TXD1A1	AG12 <sup>2</sup>
PB21/FCC2_UT8_RXD7/FCC2_RXD0/FCC2_RXD/L1TSYNCD2/L1GNTD2/L1TXD2A1	AH11 <sup>2</sup>
PB22/FCC2_UT8_TXD7/FCC2_TXD0/FCC2_TXD/L1RXD1A1/L1RXDD2	AH16 <sup>2</sup>
PB23/FCC2_UT8_TXD6/FCC2_TXD1/L1RXD2A1/L1TXDD2	AE15 <sup>2</sup>
PB24/FCC2_UT8_TXD5/FCC2_TXD2/L1RXD3A1/L1RSYNCC2	AJ9 <sup>2</sup>
PB25/FCC2_UT8_TXD4/FCC2_TXD3/L1TSYNCC2/L1GNTC2/L1TXD3A1	AE9 <sup>2</sup>
PB26/FCC2_MII_CRS/FCC2_UT8_TXD1/L1RXDC2	AJ7 <sup>2</sup>
PB27/FCC2_MII_COL/FCC2_UT8_TXD0/L1TXDC2	AH6 <sup>2</sup>

**Table 17. Document Revision History (continued)**

Rev. Number	Date	Substantive Change(s)
1.0	3/2002	<ul style="list-style-type: none"> <li>• <a href="#">Table 14</a>: modified notes to pins AE11 and AF25.</li> <li>• <a href="#">Table 14</a>: added note to pins AA1 and AG4 (Therm0 and Therm1).</li> </ul>
0.9	2/2002	<ul style="list-style-type: none"> <li>• <a href="#">Table 14</a>: additional note added to AE11</li> </ul>
0.8	2/2002	<ul style="list-style-type: none"> <li>• <a href="#">Table 7</a>, <a href="#">Table 8</a>, <a href="#">Table 9</a>, and <a href="#">Table 10</a>: revision 0.7 of this document incorrectly included values for 83 MHz. 83 MHz is not supported on the MPC8260.</li> <li>• <a href="#">Table 14</a>: notes added to pins at AE11, AF25, U5, and V4.</li> </ul>
0.7	11/2001	<ul style="list-style-type: none"> <li>• Revision of <a href="#">Table 5</a>, "Power Dissipation"</li> <li>• Modifications to <a href="#">Figure 9</a>, <a href="#">Table 2</a>, <a href="#">Table 10</a>, <a href="#">Table 11</a></li> <li>• Additional revisions to text and figures throughout</li> </ul>
0.6	5/2001	Corrected the thermal values in Table 3, "Thermal Characteristics."
0.2–0.5	—	Temporary revisions
0.1	1/2000	—
0	—	Initial version

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or  
+1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064  
Japan  
0120 191014 or  
+81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor  
Literature Distribution Center  
1-800 441-2447 or  
+1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QUICC Engine, is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 1149.1 and 802.3 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© 2010 Freescale Semiconductor, Inc.

Document Number: MPC8260EC

Rev. 2

05/2010

