

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	XCore
Core Size	32-Bit 24-Core
Speed	4000MIPS
Connectivity	-
Peripherals	-
Number of I/O	176
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	1M x 8
Voltage - Supply (Vcc/Vdd)	0.95V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	374-LFBGA
Supplier Device Package	374-FBGA (18x18)
Purchase URL	https://www.e-xfl.com/product-detail/xmos/xl232-1024-fb374-c40

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 xCORE Multicore Microcontrollers

The xCORE200 Series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously and communicate between tasks using a high speed network. Because xCORE multicore microcontrollers are completely deterministic, you can write software to implement functions that traditionally require dedicated hardware.




Figure 1: XL232-1024-FB374 block diagram

Key features of the XL232-1024-FB374 include:

- ► **Tiles**: Devices consist of one or more xCORE tiles. Each tile contains between five and eight 32-bit xCOREs with highly integrated I/O and on-chip memory.
- Logical cores Each logical core can execute tasks such as computational code, DSP code, control software (including logic decisions and executing a state machine) or software that handles I/O. Section 6.1
- xTIME scheduler The xTIME scheduler performs functions similar to an RTOS, in hardware. It services and synchronizes events in a core, so there is no requirement for interrupt handler routines. The xTIME scheduler triggers cores

2

on events generated by hardware resources such as the I/O pins, communication channels and timers. Once triggered, a core runs independently and concurrently to other cores, until it pauses to wait for more events. Section 6.2

- Channels and channel ends Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section 6.5
- xCONNECT Switch and Links Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section 6.6
- ▶ **Ports** The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section 6.3
- Clock blocks xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section 6.4
- Memory Each xCORE Tile integrates a bank of SRAM for instructions and data, and a block of one-time programmable (OTP) memory that can be configured for system wide security features. Section 9
- PLL The PLL is used to create a high-speed processor clock given a low speed external oscillator. Section 7
- ▶ JTAG The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section 10

1.1 Software

Devices are programmed using C, C++ or xC (C with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Ethernet, PWM, graphics driver, and audio EQ to your applications.

1.2 xTIMEcomposer Studio

The xTIMEcomposer Studio development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within xTIMEcomposer: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation.

xTIMEcomposer can be driven from either a graphical development environment, or the command line. The tools are supported on Windows, Linux and MacOS X and available at no cost from xmos.com/downloads. Information on using the tools is provided in the xTIMEcomposer User Guide, X3766.

2 XL232-1024-FB374 Features

► Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- 32 real-time logical cores on 4 xCORE tiles
- Cores share up to 2000 MIPS
 - Up to 4000 MIPS in dual issue mode
- Each logical core has:
 - Guaranteed throughput of between 1/5 and 1/8 of tile MIPS
 - 16x32bit dedicated registers
- 167 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32 \rightarrow 64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

Programmable I/O

- 256 general-purpose I/O pins, configurable as input or output
 - Up to 56 x 1bit port, 22 x 4bit port, 13 x 8bit port, 6 x 16bit port, 4 x 32bit port 8 xCONNECT links
- Port sampling rates of up to 60 MHz with respect to an external clock
- 128 channel ends (32 per tile) for communication with other cores, on or off-chip

Memory

- 1024KB internal single-cycle SRAM (max 256KB per tile) for code and data storage
- 32KB internal OTP (max 8KB per tile) for application boot code

Hardware resources

- 24 clock blocks (6 per tile)
- 40 timers (10 per tile)
- 16 locks (4 per tile)
- JTAG Module for On-Chip Debug


Security Features

• Programming lock disables debug and prevents read-back of memory contents

-XM()S

- AES bootloader ensures secrecy of IP held on external flash memory
- Ambient Temperature Range
 - Commercial qualification: 0°C to 70°C
 - Industrial qualification: -40 °C to 85 °C
- Speed Grade
 - 40: 2000 MIPS
- Power Consumption
 - 1140 mA (typical)
- ▶ 374-pin FBGA package 0.8 mm pitch

4



Signal	Function						Туре	Properties
X1D67	X ₀ L2 ¹					32A ¹⁶	I/0	IO, PD
X1D68	$X_0L2_{out}^2$					32A ¹⁷	I/0	IO, PD
X1D69	X ₀ L2 ³ _{out}					32A ¹⁸	I/O	IO, PD
X1D70	X ₀ L2 ⁴ _{out}					32A ¹⁹	I/O	IO, PD
X2D00		1A ⁰					I/O	IO, PD
X2D02			4A ⁰	8A ⁰	16A ⁰	32A ²⁰	I/0	IO, PD
X2D03			4A ¹	8A ¹	16A ¹	32A ²¹	I/O	IO, PD
X2D04			4B ⁰	8A ²	16A ²	32A ²²	I/O	IO, PD
X2D05			4B ¹	8A ³	16A ³	32A ²³	I/O	IO, PD
X2D06			4B ²	8A ⁴	16A ⁴	32A ²⁴	I/O	IO, PD
X2D07			4B ³	8A ⁵	16A ⁵	32A ²⁵	I/0	IO, PD
X2D08			4A ²	8A ⁶	16A ⁶	32A ²⁶	I/O	IO, PD
X2D09			4A ³	8A ⁷	16A ⁷	32A ²⁷	I/0	IO, PD
X2D11		1D ⁰					I/0	IO, PD
X2D12		1 E ⁰					I/O	IO, PD
X2D13		1F ⁰					I/O	IO, PD
X2D14			4C ⁰	8B ⁰	16A ⁸	32A ²⁸	I/0	IO, PD
X2D15			4C ¹	8B1	16A ⁹	32A ²⁹	I/O	IO, PD
X2D16	X ₂ L4 ⁴		4D ⁰	8B ²	16A ¹⁰		1/0	IO, PD
X2D17	X ₂ L4 ³ _{in}		4D ¹	8B ³	16A ¹¹		1/0	IO, PD
X2D18	X ₂ L4 ² _{in}		4D ²	8B ⁴	16A ¹²		I/O	IO, PD
X2D19	X ₂ L4 ¹		4D ³	8B ⁵	16A ¹³		I/O	IO, PD
X2D20			4C ²	8B ⁶	16A ¹⁴	32A ³⁰	I/0	IO, PD
X2D21			4C ³	8B ⁷	16A ¹⁵	32A ³¹	I/0	IO, PD
X2D22		1G ⁰					I/0	IO, PD
X2D23		1H ⁰					I/0	IO, PD
X2D24	X ₂ L7 ⁰	110					I/0	IO, PD
X2D25	X ₂ L7 ⁰ _{out}	1J ⁰					I/O	IO, PD
X2D26	X ₂ L7 ³ _{out}		4E ⁰	8C ⁰	16B ⁰		I/0	IO, PD
X2D27	X ₂ L7 ⁴ _{out}		4E ¹	8C ¹	16B ¹		I/0	IO, PD
X2D28			4F ⁰	8C ²	16B ²		I/0	IO, PD
X2D29			4F ¹	8C ³	16B ³		I/0	IO, PD
X2D30			4F ²	8C ⁴	16B ⁴		I/0	IO, PD
X2D31			4F ³	8C ⁵	16B ⁵		I/0	IO, PD
X2D32			4E ²	8C ⁶	16B ⁶		I/O	IO, PD
X2D33			4E ³	8C ⁷	16B ⁷		I/O	IO, PD
X2D34	X ₂ L7 ¹	1K ⁰					I/O	IO, PD
X2D35	X ₂ L7 ² _{out}	1 L ⁰					I/O	IO, PD
X2D36		1M ⁰		8D ⁰	16B ⁸		I/O	IO, PD
X2D49	X ₂ L5 ⁴					32A ⁰	I/O	IO, PD
X2D50	X ₂ L5 ³ _{in}					32A ¹	I/O	IO, PD
X2D51	X ₂ L5 ² _{in}					32A ²	I/O	IO, PD
X2D52	X ₂ L5 ¹					32A ³	I/O	IO, PD
							1	(continued)

-XMOS°-

-X	M	S°-

(continued)

X2D53 $\chi_2 L_{9m}^{kn}$ $32A^4$ I/O IO, PD X2D54 $\chi_2 L_{9m}^{kn}$ $32A^5$ I/O IO, PD X2D55 $\chi_2 L_{9m}^{kn}$ $32A^6$ I/O IO, PD X2D57 $\chi_2 L_{9m}^{kn}$ $32A^6$ I/O IO, PD X2D57 $\chi_2 L_{9m}^{kn}$ $32A^7$ I/O IO, PD X2D51 $\chi_2 L_{9m}^{kn}$ $32A^{10}$ I/O IO, PD X2D52 $\chi_2 L_{9m}^{kn}$ $32A^{11}$ I/O IO, PD X2D61 $\chi_2 L_{9m}^{kn}$ $32A^{11}$ I/O IO, PD X2D63 $\chi_2 L_{9m}^{kn}$ $32A^{11}$ I/O IO, PD X2D64 $\chi_2 L_{9m}^{kn}$ $32A^{13}$ I/O IO, PD X2D65 $\chi_2 L_{9m}^{kn}$ $32A^{13}$ I/O IO, PD X2D68 $\chi_2 L_{9m}^{kn}$ $32A^{10}$ I/O IO, PD X2D69 $\chi_2 L_{9m}^{kn}$ $32A^{21}$ I/O IO, PD X3D00 $\chi_2 L_{9m}^{kn}$ $4A^{0}$ $8A$	Signal	Function			Туре	Properties
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D53	X ₂ L5 ⁰ _{in}		32A ⁴	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D54	X ₂ L5 ⁰ _{out}		32A ⁵	I/O	IO, PD
X2D57 X2L53 _{out} 32A ⁸ I/O IO, PD X2D58 X2L54 _{out} 32A ⁹ I/O IO, PD X2D61 X2L61 _n 32A ¹⁰ I/O IO, PD X2D62 X2L61 _n 32A ¹¹ I/O IO, PD X2D63 X2L61 _n 32A ¹² I/O IO, PD X2D64 X2L61 _n 32A ¹² I/O IO, PD X2D65 X2L60 _m 32A ¹⁴ I/O IO, PD X2D66 X2L60 _m 32A ¹⁴ I/O IO, PD X2D67 X2L63 _{out} 32A ¹⁶ I/O IO, PD X2D68 X2L62 _{out} 32A ¹⁶ I/O IO, PD X2D67 X2L63 _{out} 32A ¹⁶ I/O IO, PD X2D68 X2L63 _{out} 32A ¹⁶ I/O IO, PD X2D70 X2L64 _{out} 32A ¹⁷ I/O IO, PD X3D01 X2L71 _n 1A ⁰ X0 IO, PD X3D02 X2L40 _{out} 4A ⁰ 8A ¹ 16A ³ 32A ²¹ I/O IO, PD X3D04 <t< td=""><td>X2D55</td><td>X₂L5¹_{out}</td><td></td><td>32A⁶</td><td>I/O</td><td>IO, PD</td></t<>	X2D55	X ₂ L5 ¹ _{out}		32A ⁶	I/O	IO, PD
X2D58 $x_2L5_{out}^4$ $32A^9$ I/O IO, PD X2D61 $x_2L6_m^3$ $32A^{10}$ I/O IO, PD X2D62 $x_2L6_m^3$ $32A^{11}$ I/O IO, PD X2D63 $x_2L6_m^3$ $32A^{12}$ I/O IO, PD X2D64 $x_2L6_m^6$ $32A^{14}$ I/O IO, PD X2D65 $x_2L6_m^6$ $32A^{14}$ I/O IO, PD X2D66 $x_2L6_{out}^6$ $32A^{15}$ I/O IO, PD X2D67 $x_2L6_{out}^6$ $32A^{16}$ I/O IO, PD X2D68 $x_2L6_{out}^2$ $32A^{18}$ I/O IO, PD X2D69 $x_2L6_{out}^2$ $32A^{19}$ I/O IO, PD X3D00 $x_2L7_m^2$ IA ⁰ I/O IO, PD X3D01 $x_2L4_{out}^2$ IA ⁰ I/O IO, PD X3D02 $x_2L4_{out}^4$ 4A ⁰ 8A ⁰ I6A ⁰ $32A^{21}$ I/O IO, PD X3D04 $x_2L4_{out}^4$ 4A ⁰ 8A ⁰ I6A ¹ $32A^{22}$ I/O IO, PD	X2D56	X ₂ L5 ² _{out}		32A ⁷	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D57	X ₂ L5 ³ _{out}		32A ⁸	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D58	X ₂ L5 ⁴ _{out}		32A ⁹	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D61	X ₂ L6 ⁴ _{in}		32A ¹⁰	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D62	X ₂ L6 ³ _{in}		32A ¹¹	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D63	X ₂ L6 ² _{in}		32A ¹²	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D64	X ₂ L6 ¹ _{in}		32A ¹³	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D65	X ₂ L6 ⁰ _{in}		32A ¹⁴	I/0	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D66	X ₂ L6 ⁰ _{out}		32A ¹⁵	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D67	X ₂ L6 ¹ _{out}		32A ¹⁶	I/0	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D68	-		32A ¹⁷	I/0	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D69			32A ¹⁸	I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X2D70	X ₂ L6 ⁴ _{out}		32A ¹⁹	I/O	IO, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D00				I/0	IO, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D01				I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X3D02		8A ⁰ 16A ⁰	32A ²⁰	I/0	IO, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D03		8A ¹ 16A ¹	32A ²¹	I/O	IO, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D04		8A ² 16A ²	32A ²²	I/O	IO, PD
X3D06 $X_2L4_{0ut}^3$ $4B^2$ $8A^4$ $16A^4$ $32A^{24}$ $1/O$ $1O, PD$ X3D07 $X_2L4_{0ut}^4$ $4B^3$ $8A^5$ $16A^5$ $32A^{25}$ $1/O$ $1O, PD$ X3D08 $X_2L7_{in}^4$ $4A^2$ $8A^6$ $16A^6$ $32A^{26}$ $1/O$ $1O, PD$ X3D09 $X_2L7_{in}^3$ $4A^3$ $8A^7$ $16A^7$ $32A^{27}$ $1/O$ $1O, PD$ X3D10 $1C^0$ $1/O$ $1O, PD$ $1/O$ $1O, PD$ X3D11 $1D^0$ $1/O$ $1O, PD$ $1/O$ $1O, PD$ X3D12 $1E^0$ $1/O$ $1O, PD$ X3D13 $1F^0$ $1/O$ $1O, PD$ X3D14 $4C^0$ $8B^0$ $16A^8$ $32A^{28}$ $1/O$ $1O, PD$ X3D20 $4C^2$ $8B^6$ $16A^{14}$ $32A^{30}$ $1/O$ $1O, PD$ X3D21 $4C^3$ $8B^7$ $16A^{15}$ $32A^{21}$ $1/O$ $1O, PD$ X3D23 $1H^0$ $1/O$ $1O, PD$ $1O, PD$ $1O, PD$ X3D24 11^0 $1/O$ $1O, PD$ $1/O$ $1O, PD$ X3D25 $1J^0$ $1/O$ $1O, PD$ $1/O$ $1O, PD$ X3D26 $4E^0$ $8C^0$ $16B^0$ $1/O$ $1O, PD$ X3D28 $4F^0$ $8C^2$ $16B^2$ $1/O$ $1OT, PD$ X3D29 $4F^1$ $8C^3$ $16B^3$ $1/O$ $1OT, PD$ X3D30 $4F^2$ $8C^4$ $16B^4$ $1/O$ $1OT, PD$	X3D05		8A ³ 16A ³		I/O	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X3D06		8A ⁴ 16A ⁴	32A ²⁴	I/O	IO, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D07		8A ⁵ 16A ⁵	32A ²⁵	I/0	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X3D08		8A ⁶ 16A ⁶	32A ²⁶	I/0	IO, PD
X3D10 $1C^0$ I/OIOT, PDX3D11 $1D^0$ I/OIOT, PDX3D12 $1E^0$ I/OIO, PDX3D13 $1F^0$ I/OIO, PDX3D14 $4C^0$ $8B^0$ $16A^8$ $32A^{28}$ I/OX3D15 $4C^1$ $8B^1$ $16A^9$ $32A^{29}$ I/OIO, PDX3D20 $4C^2$ $8B^6$ $16A^{14}$ $32A^{30}$ I/OIO, PDX3D21 $4C^3$ $8B^7$ $16A^{15}$ $32A^{31}$ I/OIO, PDX3D23 $1H^0$ I/OIO, PDX3D24 $1I^0$ I/OIO, PDX3D24 $1I^0$ I/OIO, PDX3D25 $1J^0$ I/OIOT, PDX3D27 $4E^0$ $8C^0$ $16B^0$ I/OIOT, PDX3D28 $4F^0$ $8C^2$ $16B^3$ I/OIOT, PDX3D29 $4F^1$ $8C^3$ $16B^3$ I/OIOT, PDX3D30 $4F^2$ $8C^4$ $16B^4$ I/OIOT, PD	X3D09		8A ⁷ 16A ⁷	32A ²⁷	I/0	IO, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D10				I/0	IOT, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D11	1D ⁰			I/0	IOT, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D12	1 E ⁰			I/O	IO, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D13	1F ⁰			I/0	IO, PD
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	X3D14	4C ⁰	8B ⁰ 16A ⁸	32A ²⁸	I/0	IO, PD
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	X3D15	4C ¹	8B ¹ 16A ⁹	32A ²⁹	I/0	IO, PD
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X3D20	4C ²	8B ⁶ 16A ¹⁴	32A ³⁰	I/0	IO, PD
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	X3D21	4C ³	8B ⁷ 16A ¹⁵	32A ³¹	I/O	IO, PD
X3D25 $1J^0$ I/O IO, PD X3D26 $4E^0$ $8C^0$ $16B^0$ I/O IOT, PD X3D27 $4E^1$ $8C^1$ $16B^1$ I/O IOT, PD X3D28 $4F^0$ $8C^2$ $16B^2$ I/O IOT, PD X3D29 $4F^1$ $8C^3$ $16B^3$ I/O IOT, PD X3D30 $4F^2$ $8C^4$ $16B^4$ I/O IOT, PD	X3D23	1H ⁰			I/O	IO, PD
X3D26 4E ⁰ 8C ⁰ 16B ⁰ I/O IOT, PD X3D27 4E ¹ 8C ¹ 16B ¹ I/O IOT, PD X3D28 4F ⁰ 8C ² 16B ² I/O IOT, PD X3D29 4F ¹ 8C ³ 16B ³ I/O IOT, PD X3D30 4F ² 8C ⁴ 16B ⁴ I/O IOT, PD	X3D24	11 ⁰			I/O	IO, PD
X3D27 4E ¹ 8C ¹ 16B ¹ I/O IOT, PD X3D28 4F ⁰ 8C ² 16B ² I/O IOT, PD X3D29 4F ¹ 8C ³ 16B ³ I/O IOT, PD X3D30 4F ² 8C ⁴ 16B ⁴ I/O IOT, PD	X3D25	1J ⁰			I/O	IO, PD
X3D28 4F ⁰ 8C ² 16B ² I/O IOT, PD X3D29 4F ¹ 8C ³ 16B ³ I/O IOT, PD X3D30 4F ² 8C ⁴ 16B ⁴ I/O IOT, PD	X3D26	4E ⁰	8C ⁰ 16B ⁰		I/O	IOT, PD
X3D29 4F ¹ 8C ³ 16B ³ I/O IOT, PD X3D30 4F ² 8C ⁴ 16B ⁴ I/O IOT, PD	X3D27	4E ¹	8C ¹ 16B ¹		I/O	IOT, PD
X3D30 4F ² 8C ⁴ 16B ⁴ I/O IOT, PD	X3D28	4F ⁰	8C ² 16B ²		I/O	IOT, PD
	X3D29	4F ¹	8C ³ 16B ³		I/O	IOT, PD
X3D31 4F ³ 8C ⁵ 16B ⁵ I/O IOT, PD	X3D30	4F ²	8C ⁴ 16B ⁴		I/0	IOT, PD
	X3D31	4F ³	8C ⁵ 16B ⁵		I/0	IOT, PD

XL232-1024-FB374 Datasheet


Signal	Function	Туре	Properties
X3D32	4E ² 8C ⁶ 16B ⁶	I/0	IOT, PD
X3D33	4E ³ 8C ⁷ 16B ⁷	I/O	IOT, PD
X3D40	8D ⁴ 16B ¹²	I/0	IOT, PD
X3D41	8D ⁵ 16B ¹³	I/O	IOT, PD
X3D42	8D ⁶ 16B ¹⁴	I/0	IOT, PD
X3D43	8D ⁷ 16B ¹⁵	I/O	IOT, PD

System pins (4)								
Signal	Function	Туре	Properties					
CLK	PLL reference clock	Input	IO, PD, ST					
DEBUG_N	Multi-chip debug	I/O	IO, PU					
MODE0	Boot mode select	Input	PU					
MODE1	Boot mode select	Input	PU					

usb pins (10)							
Signal	Function	Туре	Properties				
USB_2_DM	USB Serial Data Inverted, node 2	I/O					
USB_2_DP	USB Serial Data, node 2	I/O					
USB_2_ID	USB Device ID (OTG) - Reserved, node 2	I/O					
USB_2_RTUNE	USB resistor, node 2	I/O					
USB_2_VBUS	USB Power Detect Pin, node 2	I/O					
USB_DM	USB Serial Data Inverted	I/O					
USB_DP	USB Serial Data	I/O					
USB_ID	USB Device ID (OTG) - Reserved	I/O					
USB_RTUNE	USB resistor	I/O					
USB_VBUS	USB Power Detect Pin	I/O					

-XMOS[®]-

5 Example Application Diagram



▶ see Section 11 for details on the power supplies and PCB design

6 Product Overview

The XL232-1024-FB374 is a powerful device that consists of four xCORE Tiles, each comprising a flexible logical processing cores with tightly integrated I/O and on-chip memory.

6.1 Logical cores

Each tile has 8 active logical cores, which issue instructions down a shared fivestage pipeline. Instructions from the active cores are issued round-robin. If up to five logical cores are active, each core is allocated a fifth of the processing cycles. If more than five logical cores are active, each core is allocated at least 1/n cycles (for *n* cores). Figure 3 shows the guaranteed core performance depending on the number of cores used.

Figure 3: Logical core performance

gure 3:	Speed	MIPS	Frequency	Minimum MIPS per core (for <i>n</i> cores)							
al core mance	grade			1	2	3	4	5	6	7	8
	20	2000 MIPS	500 MHz	100	100	100	100	100	83	71	63

There is no way that the performance of a logical core can be reduced below these predicted levels (unless *priority threads* are used: in this case the guaranteed minimum performance is computed based on the number of priority threads as defined in the architecture manual). Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than five logical cores, the performance of each core is often higher than the predicted minimum but cannot be guaranteed.

The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event.

6.2 xTIME scheduler

The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specified time to elapse, or for data to become available on a channel.

Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multitasking.

6.3 Hardware Response Ports

Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XL232-1024-FB374, and the software running on it. A combination of 1 bit, 4 bit, 8 bit, 16 bit and 32 bit

13

Figure 7 also lists the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

OD, *F* and *R* must be chosen so that $0 \le R \le 63$, $0 \le F \le 4095$, $0 \le OD \le 7$, and $260MHz \le F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \le 1.3GHz$. The *OD*, *F*, and *R* values can be modified by writing to the digital node PLL configuration register.

The MODE pins must be held at a static value during and after deassertion of the system reset.


If a different tile frequency is required (eg, 500 MHz), then the PLL must be reprogrammed after boot to provide the required tile frequency. The XMOS tools perform this operation by default. Further details on configuring the clock can be found in the xCORE-200 Clock Frequency Control document.

8 Boot Procedure

The device is kept in reset by driving RST_N low. When in reset, all GPIO pins have a pull-down enabled. When the device is taken out of reset by releasing RST_N the processor starts its internal reset process. After 15-150 μ s (depending on the input clock) the processor boots.

Pin X2D06 must be pulled high with an external pull-up whilst the chip comes out of reset, to ensure that tile 2 will boot from link. X2D04, X2D05, and X2D07 should be kept low whilst the chip comes out of reset.

The xCORE Tile boot procedure is illustrated in Figure 8. If bit 5 of the security register (*see* §9.1) is set, the device boots from OTP. To get a high value, a 3K3 pull-up resistor should be strapped onto the pin. To assure a low value, a pull-down resistor is required if other external devices are connected to this port.



	X0D06	X0D05	X0D04	Tile 0 boot	Tile 1 boot	Enabled links
	0	0	0	QSPI master	Channel end 0	None
	0	0	1	SPI master	Channel end 0	None
	0	1	0	SPI slave	Channel end 0	None
	0	1	1	SPI slave	SPI slave	None
	1	0	0	Channel end 0	Channel end 0	XL0 (2w)
	1	0	1	Channel end 0	Channel end 0	XL4-XL7 (5w)
e 9: rce	1	1	0	Channel end 0	Channel end 0	XL1, XL2, XL5, and XL6 (5w)
ins	1	1	1	Channel end 0	Channel end 0	XL0-XL3 (5w)

Figure 9: Boot source pins

The boot image has the following format:

- A 32-bit program size *s* in words.
- ▶ Program consisting of $s \times 4$ bytes.
- A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed.

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

8.1 Boot from QSPI master

If set to boot from QSPI master, the processor enables the six pins specified in Figure 10, and drives the SPI clock at 50 MHz (assuming a 400 MHz core clock). A READ command is issued with a 24-bit address 0x000000. The clock polarity and phase are 0 / 0.

	Pin	Signal	Description
	X0D01	SS	Slave Select
Figure 10:	X0D04X0D07	SPIO	Data
QSPI pins	X0D10	SCLK	Clock

The xCORE Tile expects each byte to be transferred with the *least-significant nibble first*. Programmers who write bytes into an QSPI interface using the most significant nibble first may have to reverse the nibbles in each byte of the image stored in the QSPI device.

The pins used for QSPI boot are hardcoded in the boot ROM and cannot be changed. If required, an QSPI boot program can be burned into OTP that uses different pins.

The boot-rom on the core will then:

- 1. Allocate channel-end 0.
- 2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0×0000 FF02 if no acknowledgment is required.
- 3. Input the boot image specified above, including the CRC.
- 4. Input an END control token.
- 5. Output an END control token to the channel-end received in step 2.
- 6. Free channel-end 0.
- 7. Jump to the loaded code.

8.5 Boot from OTP

If an xCORE tile is set to use secure boot (see Figure 8), the boot image is read from address 0 of the OTP memory in the tile's security module.

This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.

Each tile has its own individual OTP memory, and hence some tiles can be booted from OTP while others are booted from SPI or the channel interface. This enables systems to be partially programmed, dedicating one or more tiles to perform a particular function, leaving the other tiles user-programmable.

8.6 Security register

The security register enables security features on the xCORE tile. The features shown in Figure 13 provide a strong level of protection and are sufficient for providing strong IP security.

9 Memory

9.1 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in four sectors each containing 512 rows of 32 bits which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

	Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
Figure 24: I/O AC char- acteristics	T(XOVALID)	Input data valid window	8			ns	
	T(XOINVALID)	Output data invalid window	9			ns	
	T(XIFMAX)	Rate at which data can be sampled with respect to an external clock			60	MHz	

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, X5821.

12.8 xConnect Link Performance

	Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
	B(2blinkP)	2b link bandwidth (packetized)			87	MBit/s	А, В
Figure 25:	B(5blinkP)	5b link bandwidth (packetized)			217	MBit/s	А, В
Link	B(2blinkS)	2b link bandwidth (streaming)			100	MBit/s	В
performance	B(5blinkS)	5b link bandwidth (streaming)			250	MBit/s	В

A Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and payload.

B 7.5 ns symbol time.

The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

12.9	9 I	ΓAG	Tim	ina
	· 」			g

	Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
	f(TCK_D)	TCK frequency (debug)			18	MHz	
	f(TCK_B)	TCK frequency (boundary scan)			10	MHz	
-	T(SETUP)	TDO to TCK setup time	5			ns	А
:	T(HOLD)	TDO to TCK hold time	5			ns	А
9	T(DELAY)	TCK to output delay			15	ns	В

Figure 26: JTAG timing


A Timing applies to TMS and TDI inputs.

B Timing applies to TDO output from negative edge of TCK.

All JTAG operations are synchronous to TCK apart from the global asynchronous reset TRST_N.

-XM()S

13.1 Part Marking



14 Ordering Information

Figure 28:	Product Code	Marking	Qualification	Speed Grade
Orderable	XL232-1024-FB374-C40	L132A0C40	Commercial	2000 MIPS
part numbers	XL232-1024-FB374-I40	L132A0I40	Industrial	2000 MIPS

30

0x16:				
Debug	Bits	Perm	Init	Description
interrupt data	31:0	DRW		Value.

B.19 Debug core control: 0x18

This register enables the debugger to temporarily disable logical cores. When returning from the debug interrupts, the cores set in this register will not execute. This enables single stepping to be implemented.

0x18: Debug core control

Bits	Perm	Init	Description
31:8	RO	-	Reserved
7:0	DRW		1-hot vector defining which threads are stopped when not in debug mode. Every bit which is set prevents the respective thread from running.

B.20 Debug scratch: 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the Debug Scratch registers in the xCORE tile configuration.

0x20 .. 0x27: Debug scratch

0x27: ebug	Bits	Perm	Init	Description
ratch	31:0	DRW		Value.

B.21 Instruction breakpoint address: 0x30 .. 0x33

This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually.

0x30 .. 0x33: Instruction breakpoint address

tion oint	Bits	Perm	Init	Description
ress	31:0	DRW		Value.

-XMOS



XS2-L32A-1024-FB374

C Tile Configuration

The xCORE Tile control registers can be accessed using configuration reads and writes (use write_tile_config_reg(tileref, ...) and read_tile_config_reg(tileref, \rightarrow ...) for reads and writes).

Number	Perm	Description	
0x00	CRO	Device identification	
0x01	CRO	xCORE Tile description 1	
0x02	CRO	xCORE Tile description 2	
0x04	CRW	Control PSwitch permissions to debug registers	
0x05	CRW	Cause debug interrupts	
0x06	CRW	xCORE Tile clock divider	
0x07	CRO	Security configuration	
0x20 0x27	CRW	Debug scratch	
0x40	CRO	PC of logical core 0	
0x41	CRO	PC of logical core 1	
0x42	CRO	PC of logical core 2	
0x43	CRO	PC of logical core 3	
0x44	CRO	PC of logical core 4	
0x45	CRO	PC of logical core 5	
0x46	CRO	PC of logical core 6	
0x47	CRO	PC of logical core 7	
0x60	CRO	SR of logical core 0	
0x61	CRO	SR of logical core 1	
0x62	CRO	SR of logical core 2	
0x63	CRO	SR of logical core 3	
0x64	CRO	SR of logical core 4	
0x65	CRO	SR of logical core 5	
0x66	CRO	SR of logical core 6	
0x67	CRO	SR of logical core 7	

Figure 31: Summary

C.1 Device identification: 0x00

This register identifies the xCORE Tile

-XMOS°

0x41: PC of logical core 1

Bits	Perm	Init	Description
31:0	CRO		Value.

C.11 PC of logical core 2: 0x42

Value of the PC of logical core 2.

0x42: PC of logical core 2

Bits	Perm	Init	Description
31:0	CRO		Value.

C.12 PC of logical core 3: 0x43

Value of the PC of logical core 3.

0x43:				
PC of logical	Bits	Perm	Init	Description
core 3	31:0	CRO		Value.

C.13 PC of logical core 4: 0x44

Value of the PC of logical core 4.

0x44 PC of logical core 4

0x44: ogical	Bits	Perm	Init	Description
core 4	31:0	CRO		Value.

C.14 PC of logical core 5: 0x45

Value of the PC of logical core 5.

0x45: PC of logical core 5

Bits	Perm	Init	Description
31:0	CRO		Value.

D.8 System JTAG device ID register: 0x09

0x09: System JTAG device ID register

	Bits	Perm	Init	Description
-	31:28	RO		
9: G	27:12	RO		
D	11:1	RO		
er	0	RO		

D.9 System USERCODE register: 0x0A

0x0A System USERCODE register

4: n	Bits	Perm	Init	Description
E	31:18	RO		JTAG USERCODE value programmed into OTP SR
er	17:0	RO		metal fixable ID code

D.10 Directions 0-7: 0x0C

This register contains eight directions, for packets with a mismatch in bits 7..0 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit.

Bits	Perm	Init	Description
31:28	RW	0	The direction for packets whose dimension is 7.
27:24	RW	0	The direction for packets whose dimension is 6.
23:20	RW	0	The direction for packets whose dimension is 5.
19:16	RW	0	The direction for packets whose dimension is 4.
15:12	RW	0	The direction for packets whose dimension is 3.
11:8	RW	0	The direction for packets whose dimension is 2.
7:4	RW	0	The direction for packets whose dimension is 1.
3:0	RW	0	The direction for packets whose dimension is 0.

0x0C: Directions 0-7

D.11 Directions 8-15: 0x0D

This register contains eight directions, for packets with a mismatch in bits 15..8 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit.

-XMOS-

	Bits	Perm	Init	Description
	31:28	RW	0	The direction for packets whose dimension is F.
	27:24	RW	0	The direction for packets whose dimension is E.
	23:20	RW	0	The direction for packets whose dimension is D.
	19:16	RW	0	The direction for packets whose dimension is C.
	15:12	RW	0	The direction for packets whose dimension is B.
0x0D:	11:8	RW	0	The direction for packets whose dimension is A.
ections	7:4	RW	0	The direction for packets whose dimension is 9.
8-15	3:0	RW	0	The direction for packets whose dimension is 8.

D.12 DEBUG_N configuration, tile 0: 0x10

Configures the behavior of the DEBUG_N pin.

0x1 DEBUG_N co figuratio tile

Directions 8-15

	Bits	Perm	Init	Description
10: on-	31:2	RO	-	Reserved
on,	1	RW	0	Set 1 to enable GlobalDebug to generate debug request to XCore.
e 0	0	RW	0	Set 1 to enable inDebug bit to drive GlobalDebug.

D.13 DEBUG_N configuration, tile 1: 0x11

Configures the behavior of the DEBUG_N pin.

0x1 DEBUG_N co figuratio tile

	Bits	Perm	Init	Description
1: 0n-	31:2	RO	-	Reserved
on,	1	RW	0	Set 1 to enable GlobalDebug to generate debug request to XCore.
21	0	RW	0	Set 1 to enable inDebug bit to drive GlobalDebug.

D.14 Debug source: 0x1F

Contains the source of the most recent debug event.

 $\cdot X MOS$

G PCB Layout Design Check List

✓ This section is a checklist for use by PCB designers using the XS2-L32A-1024-FB374. Each of the following sections contains items to check for each design.

G.1 Ground Plane

- Each ground ball has a via to minimize impedance and conduct heat away from the device. (Section 11.2)
- Other than ground vias, there are no (or only a few) vias underneath or closely around the device. This create a good, solid, ground plane.

G.2 Power supply decoupling

- The decoupling capacitors are all placed close to a supply pin (Section 11).
- \Box The decoupling capacitors are spaced around the device (Section 11).
- The ground side of each decoupling capacitor has a direct path back to the center ground of the device.

G.3 PLL_AVDD

The PLL_AVDD filter (especially the capacitor) is placed close to the PLL_AVDD pin (Section 11).

J Revision History

Date	Description
2015-03-20	Preliminary release
2015-04-14	Added RST to pins to be pulled hard, and removed reference to TCK from Errata
	Removed TRST_N references in packages that have no TRST_N
2015-05-06	Removed references to DEBUG_N
2015-07-09	Updated electrical characteristics - Section 12
2015-08-27	Updated part marking and product code - Section 14
2015-11-23	Updated status of X2D04, X2D05, X2D06, X2D07 during boot - Section 8
	Updated Schematics Design Checklist: GPIO for X2D04, X2D05, X2D06, X2D07 during boot - Section F
2015-12-18	Clarified connectivity of internal and external xCONNECT links - Sections 3 and 4
	Made pin names canonical - Sections 3 and 4
	Updated JTAG diagram - Section 10
	Removed references to 400MHz parts - Section 12
2016-01-05	Updated signal tables to use VDDIO - Section 4
	Updated IDD value - Section 12
	Updated land pattern description - Section 11.1
2016-04-20	Typical internal pull-up and pull down current diagrams added - Section 12

XMOS®

Copyright © 2016, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.