

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	16MHz
Connectivity	EBI/EMI, SIO, UART/USART
Peripherals	Power-Fail Reset, WDT
Number of I/O	32
Program Memory Size	External
Program Memory Type	NVSRAM
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	80-MQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/ds5001fp-16n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PART	TEMP RANGE	MAX CLOCK SPEED (MHz)	PIN- PACKAGE				
DS5001FP-16	0° C to $+70^{\circ}$ C	16	80 MQFP				
DS5001FP-16+	0° C to $+70^{\circ}$ C	16	80 MQFP				
DS5001FP-16N	-40°C to +85°C	16	80 MQFP				
DS5001FP-16N+	-40°C to +85°C	16	80 MQFP				
DS5001FP-12-44	0° C to $+70^{\circ}$ C	12	44MQFP				
DS5001FP-12-44+	0° C to $+70^{\circ}$ C	12	44 MQFP				

ORDERING INFORMATION

+ Denotes a Pb-free/RoHS-compliant device.

DESCRIPTION

The DS5001FP 128k soft microprocessor chip is an 8051-compatible microprocessor based on NV RAM technology and designed for systems that need large quantities of nonvolatile memory. It provides full compatibility with the 8051 instruction set, timers, serial port, and parallel I/O ports. By using NV RAM instead of ROM, the user can program and then reprogram the microprocessor while in-system. The application software can even change its own operation, which allows frequent software upgrades, adaptive programs, customized systems, etc. In addition, by using NV SRAM, the DS5001FP is ideal for data logging applications. It also connects easily to a Dallas real-time clock.


The DS5001FP provides the benefits of NV RAM without using I/O resources. It uses a nonmultiplexed byte-wide address and data bus for memory access. This bus performs all memory access and provides decoded chip enables for SRAM, which leaves the 32 I/O port pins free for application use. The DS5001FP uses ordinary SRAM and battery-backs the memory contents for over 10 years at room temperature with a small external battery. A DS5001FP also provides high-reliability operation in harsh environments. These features include the ability to save the operating state, power-fail reset, power-fail interrupt, and watchdog timer.

A user programs the DS5001FP through its on-chip serial bootstrap loader. The bootstrap loader supervises the loading of software into NV RAM, validates it, and then becomes transparent to the user. Software can be stored in multiple 32kB or one 128kB CMOS SRAM(s). Using its internal partitioning, the DS5001FP can divide a common RAM into user-selectable program and data segments. This partition can be selected at program loading time, but can then be modified later at any time. The microprocessor decodes memory access to the SRAM and addresses memory through its byte-wide bus. Memory portions designated code or ROM are automatically write-protected by the microprocessor. Combining program and data storage in one device saves board space and cost.

The DS5001FP offers several bank switches for access to even more memory. In addition to the primary data area of 64kB, a peripheral selector creates a second 64kB data space with four accompanying chip enables. This area can be used for memory-mapped peripherals or more data storage. The DS5001FP can also use its expanded bus on ports 0 and 2 (like an 8051) to access an additional 64kB of data space. Lastly, the DS5001FP provides one additional bank switch that changes up to 60kB of the NV RAM program space into data memory. Thus, with a small amount of logic, the DS5001 accesses up to 252kB of data memory.

The DS2251T is available (Refer to the data sheet at <u>www.maxim-ic.com/microcontrollers</u>.) for users who want a preconstructed module using the DS5001FP, RAM, lithium cell, and a real-time clock. For more details, refer to the *Secure Microcontroller User's Guide*. For users desiring software security, the DS5002FP is functionally identical to the DS5001FP but provides superior firmware security. The 44-pin version of the device is functionally identical to the 80-pin version but sports a reduced pin count and footprint.

Figure 1. BLOCK DIAGRAM



PIN DESCRIPTION (continued)

P	N		FUNCTION			
80 PIN	44 PIN	NAME	FUNCTION			
53, 16, 8, 18, 80, 76, 4, 6, 20, 24, 26, 28, 30, 33, 35, 37	41, 36, 42, 32, 30, 34, 35, 43, 1, 2, 3, 4, 5, 7, 9	BA14– BA0	Byte-Wide Address Bus Bits 14–0 . This bus is combined with the nonmultiplexed data bus (BD7–0) to access NV SRAM. Decoding is performed using $\overline{CE1}$ through $\overline{CE4}$. Therefore, BA15 is not actually needed. Read/write access is controlled by R/ \overline{W} . BA14–0 connect directly to an 8k, 32k, or 128k SRAM. If an 8k RAM is used, BA13 and BA14 are unconnected. If a 128k SRAM is used, the micro converts $\overline{CE2}$ and $\overline{CE3}$ to serve as A16 and A15 respectively.			
71, 69, 67, 65, 61, 59, 57, 55	28, 26, 24, 23, 21, 20, 19, 18	BD7–0	Byte-Wide Data Bus Bits 7–0 . This 8-bit, bidirectional bus is combined with the nonmultiplexed address bus (BA14–0) to access NV SRAM. Decoding is performed on $\overline{CE1}$ and $\overline{CE2}$. Read/write access is controlled by R/\overline{W} . BD7–0 connect directly to an SRAM, and optionally to a real-time clock or other peripheral.			
10	37	$\mathbf{R}/\overline{\mathbf{W}}$	Read/Write. This signal provides the write enable to the SRAMs on the byte-wide bus. It is controlled by the memory map and partition. The blocks selected as program (ROM) are write-protected.			
74	29	CE1	Chip Enable 1. This is the primary decoded chip enable for memory access on the byte-wide bus. It connects to the chip enable input of one SRAM. \overline{CEI} is lithium-backed. It remains in a logic high inactive state when V_{CC} falls below V_{LI} .			
72		CE1N	Non-Battery-Backed Version of Chip Enable 1. This can be used with a 32kB EPROM. It should not be used with a battery-backed chip.			
2	33	CE2	Chip Enable 2. This chip enable is provided to access a second 32k block of memory. It connects to the chip enable input of one SRAM. When MSEL = 0, the micro converts $\overline{CE2}$ into A16 for a 128k x 8 SRAM. $\overline{CE2}$ is lithium-backed and remains at a logic high when V _{CC} falls below V _{LI} .			
63	22	CE3	Chip Enable 3. This chip enable is provided to access a third 32k block of memory. It connects to the chip enable input of one SRAM. When $MSEL = 0$, the micro converts $\overline{CE3}$ into A15 for a 128k x 8 SRAM. $\overline{CE3}$ is lithium-backed and remains at a logic high when V_{CC} falls below V_{LI} .			
62	_	CE4	Chip Enable 4. This chip enable is provided to access a fourth 32k block of memory. It connects to the chip-enable input of one SRAM. When $MSEL = 0$, this signal is unused. $\overline{CE4}$ is lithium-backed and remains at a logic high when $V_{CC} < V_{LI}$.			
78		PE1	Peripheral Enable 1. Accesses data memory between addresses 0000h and 3FFFh when the PES bit is set to a logic 1. Commonly used to chip enable a byte-wide real-time clock such as the DS1283. $\overline{PE1}$ is lithium-backed and remains at a logic high when V_{CC} falls below V_{LI} . Connect $\overline{PE1}$ to battery-backed functions only.			
3		PE2	Peripheral Enable 2. Accesses data memory between addresses 4000h and 7FFFh when the PES bit is set to a logic 1. $\overrightarrow{PE2}$ is lithium-backed and remains at a logic high when V _{CC} falls below V _{LI} . Connect $\overrightarrow{PE2}$ to battery-backed functions only.			
22		PE3	Peripheral Enable 3. Accesses data memory between addresses 8000h and BFFFh when the PES bit is set to a logic 1. $\overline{PE3}$ is not lithium-backed and can be connected to any type of peripheral function. If connected to a battery-backed chip, it needs additional circuitry to maintain the chip enable in an inactive state when $V_{CC} < V_{LI}$.			
23		PE4	Peripheral Enable 4. Accesses data memory between addresses C000h and FFFFh when the PES bit is set to a logic 1. $\overrightarrow{PE4}$ is not lithium-backed and can be connected to any type of peripheral function. If connected to a battery-backed chip, it needs additional circuitry to maintain the chip enable in an inactive state when $V_{CC} < V_{LI}$.			
32		PROG	Invokes the bootstrap loader on a falling edge. This signal should be debounced so that only one edge is detected. If connected to ground, the micro enters bootstrap loading on power-up. This signal is pulled up internally.			

PI	N	NAME	FUNCTION		
80 PIN	44 PIN				
42	42 — $\overline{\mathbf{v}_{RST}}$ = $\overline{\mathbf{v}_{RST}}$ = $\overline{\mathbf{v}_{RST}}$ = $\overline{\mathbf{v}_{CC}}$ has fallen below the V _{CCmin} level and the micro is in a reset s this occurs, the DS5001FP drives this pin to a logic 0. Because the micro backed, this signal is guaranteed even when V _{CC} = 0V. Because it is an also forces a reset if pulled low externally. This allows multiple parts t their power-down resets.		This I/O pin (open drain with internal pullup) indicates that the power supply (V_{CC}) has fallen below the V_{CCmin} level and the micro is in a reset state. When this occurs, the DS5001FP drives this pin to a logic 0. Because the micro is lithium-backed, this signal is guaranteed even when $V_{CC} = 0V$. Because it is an I/O pin, it also forces a reset if pulled low externally. This allows multiple parts to synchronize their power-down resets.		
43		PF	This output goes to a logic 0 to indicate that $V_{CC} < V_{LI}$ and the micro has switched to lithium backup. Because the micro is lithium-backed, this signal is guaranteed even when $V_{CC} = 0V$. The normal application of this signal is to control lithium-powered current to isolate battery-backed functions from non-battery-backed functions.		
14	40	MSEL	Memory Select. This signal controls the memory size selection. When $MSEL = +5V$, the DS5001FP expects to use 32k x 8 SRAMs. When $MSEL = 0V$, the DS5001FP expects to use a 128k x 8 SRAM. MSEL must be connected regardless of partition, mode, etc.		
73		N.C.	No Connection		


PIN DESCRIPTION (continued)

INSTRUCTION SET

The DS5001FP executes an instruction set that is object code-compatible with the industry standard 8051 microcontroller. As a result, software development packages such as assemblers and compilers that have been written for the 8051 are compatible with the DS5001FP. A complete description of the instruction set and operation are provided in the *Secure Microcontroller User's Guide*. Also note that the DS5001FP is embodied in the DS2251T module. The DS2251T combines the DS5001FP with between 32k and 128k of SRAM, a lithium cell, and a real-time clock. This is packaged in a 72-pin SIMM module.


MEMORY ORGANIZATION

Figure 2 illustrates the memory map accessed by the DS5001FP. The entire 64k of program and 64k of data are potentially available to the byte-wide bus. This preserves the I/O ports for application use. The user controls the portion of memory that is actually mapped to the byte-wide bus by selecting the program range and data range. Any area not mapped into the NV RAM is reached by the expanded bus on ports 0 and 2. An alternate configuration allows dynamic partitioning of a 64k space as shown in Figure 3. Selecting PES=1 provides another 64k of potential data storage or memory-mapped peripheral space as shown in Figure 4. These selections are made using special function registers. The memory map and its controls are covered in detail in the *Secure Microcontroller User's Guide*.



7 of 27








Figure 4. MEMORY MAP WITH PES = 1

Figure 5 illustrates a typical memory connection for a system using a 128kB SRAM. Note that in this configuration, both program and data are stored in a common RAM chip Figure 6 shows a similar system with using two 32kB SRAMs. The byte-wide address bus connects to the SRAM address lines. The bidirectional byte-wide data bus connects the data I/O lines of the SRAM.




Figure 5. CONNECTION TO 128k x 8 SRAM

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	0.3V to $(V_{CC} + 0.5V)$
Voltage Range on V _{CC} Related to Ground	-0.3V to 6.0V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range (Note 1)	55°C to +125°C
Soldering Temperature	See IPC/JEDEC J-STD-020 Specification

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

Note 1: Storage temperature is defined as the temperature of the device when $V_{CC} = 0V$ and $V_{LI} = 0V$. In this state, the contents of SRAM are not battery-backed and are undefined.

DC CHARACTERISTICS

PARAMETER **SYMBOL** MIN ТҮР MAX UNITS NOTES Input Low Voltage -0.3 +0.8V V_{IL} Input High Voltage $\overline{V_{CC}} + 0.3$ 2.0 V 1 V_{IH1} Input High Voltage 3.5 $V_{CC} + 0.3$ V 1 V_{IH2} $(RST, XTAL1, \overline{PROG})$ Output Low Voltage V_{OL1} 0.15 0.45 V 1, 11 at $I_{OL} = 1.6 \text{mA}$ (Ports 1, 2, 3, \overline{PF}) Output Low Voltage at $I_{OL} = 3.2$ mA (Ports 0, ALE, PSEN, V_{OL2} 0.15 0.45 V 1 BA15–0, BD7–0, R/\overline{W} , $\overline{CE1N}$, CE 1-4, PE 1-4, V_{RST}) Output High Voltage V_{OH1} 2.4 V 4.8 1 at $I_{OH} = -80 \mu A$ (Ports 1, 2, 3) Output High Voltage at $I_{OH} = -400 \mu A$ (Ports 0, ALE, PSEN, 2.4 V_{OH2} 4.8 V 1 \overline{PF} , BA15–0, BD7–0, R/ \overline{W} , $\overline{CE1N}$, $\overline{\text{CE}}$ 1–4, $\overline{\text{PE}}$ 1–4, V_{RST}) Input Low Current -50 $I_{\rm IL}$ μA $V_{IN} = 0.45V$ (Ports 1, 2, 3) Transition Current; 1 to 0 $V_{IN} = 2.0V$ (Ports 1, 2, 3) I_{TL} -500 μA $(0^{\circ}C \text{ to } +70^{\circ}C)$ Transition Current; 1 to 0 $V_{IN} = 2.0V$ (Ports 1, 2, 3) -600 10 I_{TL} μA $(-40^{\circ}C \text{ to } +85^{\circ}C)$

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

DC CHARACTERISTICS (continued) $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$


PAR	$\frac{1}{2} = 0 C to + 70 C$	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Leakage Cu		I_{IL}			+10	μA	
$0.45 < V_{IN} < V_{CC}$ RST Pulldown Re							
$(0^{\circ}C \text{ to } +70^{\circ}C)$			40		150	kΩ	
RST Pulldown Re	esistor		20		100	1.0	10
(-40°C to +85°C)		R_{RE}	30		180	kΩ	10
VRST Pullup Res	sistor	R _{VR}		4.7		kΩ	
PROG Pullup Res	sistor	R _{PR}		40		kΩ	
Power-Fail Warni (0°C to +70°C)	ng Voltage	V _{PFW}	4.25	4.37	4.50	V	1
Power-Fail Warni (-40°C to +85°C)	ng Voltage	V _{PFW}	4.1	4.37	4.6	V	1, 10
Minimum Operation (0°C to +70°C)		V _{CCMIN}	4.00	4.12	4.25	V	1
Minimum Operation (-40°C to +85°C)	ng Voltage	V _{CCMIN}	3.85	4.09	4.25	V	1, 10
Operating Voltage		V _{CC}	V _{CCMIN}		5.5	V	1
Lithium Supply Voltage		V_{LI}	2.5		4.0	V	1
	Operating Current at 16MHz				36	mA	2
Idle Mode Curren $(0^{\circ}C \text{ to } +70^{\circ}C)$	Idle Mode Current at 12MHz $(0^{\circ}C \text{ to } + 70^{\circ}C)$				7.0	mA	3
Idle Mode Curren $(-40^{\circ}C \text{ to } +85^{\circ}C)$	t at 12MHz	I _{IDLE}			8.0	mA	3, 10
Stop Mode Curren	at	I _{STOP}			80	μA	1
Pin Capacitance	11	C _{IN}			10	pF	4 5
Output Supply Vo	oltage (V _{CCO})	V _{CC01}	V _{CC} -0.45			V	1, 2
Output Supply Ba (V_{CCO} , \overline{CE} 1-4, \overline{PI} (0°C to +70°C)	ttery-Backed Mode E 1-2)	V _{CCO2}	V _{LI} -0.65			V	1, 8
$(V_{CCO}, \overline{CE} 1-4, \overline{PI})$ (-40°C to +85°C)		V _{CCO2}	V _{LI} -0.9			V	1, 8, 10
Output Supply Current at $V_{CCO} = V_{CC} - 0.45V$		I _{CCO1}			75	mA	6
Lithium-Backed Quiescent Current (0°C to +70°C)		I _{LI}		5	75	nA	7
Lithium-Backed ((-40°C to +85°C)	-	I _{LI}		75	500	nA	7
	With BAT = $3.0V$ (0°C to +70°C)		4.0		4.25		1
Reset Trip Point in Stop Mode	With BAT = $3.0V$ (-40°C to +85°C)		3.85		4.25		1, 10
	With BAT = $3.0V$ (0°C to +70°C)		4.4		4.65		1

AC CHARACTERISTICS: EXPANDED BUS MODE TIMING SPECIFICATIONS


 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

#	$F_{ARAMETER} = 0 C to +70$		SYMBOL	MIN	MAX	UNITS
1	Oscillator Frequency		$1/t_{\rm CLK}$	1.0	16	MHz
2	ALE Pulse Width		t _{ALPW}	2t _{CLK} - 40		ns
3	Address Valid to ALE Low		t _{AVALL}	t _{CLK} - 40		ns
4	Address Hold After ALE Low	-	t _{AVAAV}	t _{CLK} - 35		ns
5	ALE Low to Valid Instruction In	at 12MHz at 16MHz	t _{ALLVI}		$\frac{4t_{CLK} - 150}{4t_{CLK} - 90}$	ns
6	ALE Low to PSEN Low		t _{ALLPSL}	t _{CLK} - 25		ns
7	PSEN Pulse Width		t _{PSPW}	3t _{CLK} - 35		ns
8	PSEN Low to Valid Instruction	at 12MHz at 16MHz	t _{PSLVI}		3t _{CLK} - 150 3t _{CLK} - 90	ns
9	Input Instruction Hold After PSE		t _{PSIV}	0	JULK 90	ns
10	Input Instruction Float After PSE	ŭ ŭ	t _{PSIX}		t _{CLK} - 20	ns
11	Address Hold After PSEN Going	g High	t _{PSAV}	t _{CLK} - 8		ns
12	Address Valid to Valid Instruction In	at 12MHz at 16MHz	t _{AVVI}		5t _{CLK} - 150 5t _{CLK} - 90	ns
13	PSEN Low to Address Float	t _{PSLAZ}	0	U CLK 90	ns	
14	RD Pulse Width		t _{RDPW}	6t _{CLK} - 100		ns
15	WR Pulse Width		t _{WRPW}	6t _{CLK} - 100		ns
16	RD Low to Valid Data In at 12MHz at 16MHz		t _{RDLDV}		5t _{CLK} - 165 5t _{CLK} - 105	ns
17	Data Hold After RD High		t _{RDHDV}	0		ns
18	Data Float After RD High		t _{RDHDZ}		2t _{CLK} - 70	ns
19	ALE Low to Valid Data In	at 12MHz at 16MHz	t _{ALLVD}		8t _{CLK} - 150 8t _{CLK} - 90	ns
20	Valid Address to Valid Data In	at 12MHz at 16MHz	- t _{AVDV}		$9t_{CLK} - 165$ $9t_{CLK} - 105$	ns
21	ALE Low to RD or WR Low		t _{ALLRDL}	3t _{CLK} - 50	$3t_{\text{CLK}} + 50$	ns
22	Address Valid to RD or WR Lo	t _{AVRDL}	4t _{CLK} - 130		ns	
23	Data Valid to WR Going Low		t _{DVWRL}	t _{CLK} - 60		ns
24	Data Valid to \overline{WR} High	at 12MHz at 16MHz	t _{DVWRH}	7t _{CLK} - 150 7t _{CLK} - 90		ns
25	Data Valid After WR High	t _{WRHDV}	t _{CLK} - 50		ns	
26	RD Low to Address Float		t _{RDLAZ}		0	ns
27	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High		t _{rdhalh}	t _{CLK} - 40	$t_{CLK} + 50$	ns


EXPANDED PROGRAM-MEMORY READ CYCLE



EXPANDED DATA-MEMORY READ CYCLE




EXPANDED DATA-MEMORY WRITE CYCLE



AC CHARACTERISTICS: POWER CYCLE TIME

$(V_{CC} = $	5V ±10%, T _A = 0°C to +70°C.)				
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
32	Slew Rate from V_{CCMIN} to V_{LI}	t _F	130		μs
33	Crystal Startup Time	t _{CSU}		(Note 9)	
34	Power-On Reset Delay	t _{POR}		21,504	t _{CLK}


POWER CYCLE TIMING



AC CHARACTERISTICS: SERIAL PORT TIMING-MODE 0

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
35	Serial-Port Clock-Cycle Time	t _{SPCLK}	$12t_{CLK}$		μs
36	Output-Data Setup to Rising-Clock Edge	t _{DOCH}	10t _{CLK} - 133		ns
37	Output-Data Hold After Rising-Clock Edge	t _{CHDO}	2t _{CLK} - 117		ns
38	Clock-Rising Edge to Input-Data Valid	t _{CHDV}		10t _{CLK} - 133	ns
39	Input-Data Hold After Rising-Clock Edge	t _{CHDIV}	0		ns


SERIAL PORT TIMING-MODE 0



AC CHARACTERISTICS: BYTE-WIDE ADDRESS/DATA BUS TIMING

	$5V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$.)				
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
40	Delay to Byte-Wide Address Valid from $\overline{CE1}$, $\overline{CE2}$, or $\overline{CE1N}$ Low During Op Code Fetch	t _{CE1LPA}		30	ns
41	Pulse Width of \overline{CE} 1-4, \overline{PE} 1-4 or $\overline{CE1N}$	t _{CEPW}	4t _{CLK} - 35		ns
42	Byte-Wide Address Hold After $\overline{CE1}$, $\overline{CE2}$, or $\overline{CE1N}$ High During Op Code Fetch	t _{CE1HPA}	2t _{CLK} - 20		ns
43	Byte-Wide Data Setup to $\overline{CE1}$, $\overline{CE2}$, or $\overline{CE1N}$ High During Op Code Fetch	t _{ovce1H}	$1t_{CLK} + 40$		ns
44	Byte-Wide Data Hold After $\overline{CE1}$, $\overline{CE2}$ or $\overline{CE1N}$ High During Op Code Fetch	t _{CE1HOV}	0		ns
45	Byte-Wide Address Hold After \overline{CE} 1-4, \overline{PE} 1-4, or $\overline{CE1N}$ High During MOVX	t _{CEHDA}	4t _{CLK} - 30		ns
46	$\begin{array}{c} \hline \text{Delay from Byte-Wide Address Valid} \\ \hline \hline \hline \text{CE} 1-4, \ \hline \text{PE} 1-4, \ \text{or } \hline \hline \text{CE1N} \ \text{Low During MOVX} \end{array}$	t _{CELDA}	4t _{CLK} - 35		ns
47	Byte-Wide Data Setup to \overline{CE} 1-4, \overline{PE} 1-4, or $\overline{CE1N}$ High During MOVX (read)	t _{DACEH}	$1t_{\text{CLK}} + 40$		ns
48	Byte-Wide Data Hold After \overline{CE} 1-4, \overline{PE} 1-4, or $\overline{CE1N}$ High During MOVX (read)	t _{CEHDV}	0		ns
49	Byte-Wide Address Valid to R/\overline{W} Active During MOVX (write)	t _{AVRWL}	3t _{CLK} - 35		ns
50	Delay from R/\overline{W} Low to Valid Data Out During MOVX (write)	t _{RWLDV}	20		ns
51	Valid Data-Out Hold Time from \overline{CE} 1-4, \overline{PE} 1-4, or $\overline{CE1N}$ High	t _{CEHDV}	1t _{CLK} - 15		ns
52	Valid Data-Out Hold Time from R/\overline{W} High	t _{RWHDV}	0		ns
53	Write Pulse Width (R/\overline{W} Low Time)	t _{RWLPW}	6t _{CLK} - 20		ns

BYTE-WIDE BUS TIMING



RPC AC CHARACTERISTICS: DBB READ $(1/2 - 5)/ \pm 10\%$ T₁ = 0°C to ± 70 °C)


$(V_{CC} = $	$5V \pm 10\%$, $I_A = 0°C$ to $+70°C$.)				
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
54	$\overline{\mathrm{CS}}$, A_0 Setup to $\overline{\mathrm{RD}}$	t _{AR}	0		ns
55	$\overline{\text{CS}}$, A ₀ Hold After $\overline{\text{RD}}$	t _{RA}	0		ns
56	RD Pulse Width	t _{RR}	160		ns
57	$\overline{\mathrm{CS}}$, A_0 to Data-Out Delay	t _{AD}		130	ns
58	$\overline{\text{RD}}$ to Data-Out Delay	t _{RD}	0	130	ns
59	$\overline{\text{RD}}$ to Data-Float Delay	t _{RDZ}		85	ns

RPC AC CHARACTERISTICS: DBB WRITE

 $(V_{CC} = 5V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C.)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
60	$\overline{\text{CS}}$, A_0 Setup to $\overline{\text{WR}}$	t _{AW}	0		ns
61A	$\overline{\text{CS}}$, Hold After $\overline{\text{WR}}$	t _{WA}	0		ns
61B	A_0 , Hold After \overline{WR}	t _{WA}	20		ns
62	WR Pulse Width	t _{WW}	160		ns
63	Data Setup to \overline{WR}	t _{DW}	130		ns
64	Data Hold After WR	t _{WD}	20		ns


RPC TIMING MODE



PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo.)

80-PIN MQFP



44-PIN MQFP

