

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP/PSP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128ga406t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 5: COMPLETE PIN FUNCTION DESCRIPTIONS FOR PIC24FJXXXGA412 (CONTINUED)

Pin	Function	Pin	Function
J1	SEG4/AN3/C2INA/IOCB3/RB3	K7	SEG8/AN14/RP14/CTED5/CTPLS/PMA1/PMALH/IOCB14/RB14
J2	SEG5/AN2/CTCMP/C2INB/RP13/CTED13/IOCB2/RB2	K8	VDD
J3	PGED2/SEG63/AN7/ RP7 /U6TX/IOCB7/RB7	K9	SEG39/ RP5 /IOCD15/RD15
J4	AVdd	K10	SEG12/RP16/IOCF3/RF3
J5	IOCH7/RH7	K11	SEG40/ RP30 /IOCF2/RF2
J6	TCK/IOCA1/RA1	L1	PGEC2/LCDBIAS3/AN6/RP6/IOCB6/RB6
J7	SEG18/AN12/U6RX/CTED2/PMA11/IOCB12/RB12	L2	SEG36/VREF-/CVREF-/PMA7/IOCA9/RA9
J8	IOCH9/RH9	L3	AVss
J9	IOCH10/RH10	L4	SEG30/AN9/TMPR/RP9/T1CK/IOCB9/RB9
J10	SEG41/RP15/IOCF8/RF8	L5	IOCH7/RH7
J11	SDA1/IOCG3/RG3	L6	SEG53/ RP31 /IOCF13/RF13
K1	PGEC1/SEG6/VREF-/CVREF-/AN1/AN1-/RP1/CTED12/IOCB1/RB1	L7	SEG19/AN13/SDI4/CTED1/PMA10/IOCB13/RB13
K2	PGED1/SEG7/VREF+/CVREF+/DVREF+/AN0/RP0/IOCB0/RB0	L8	SEG9/AN15/RP29/CTED6/PMA0/PMALL/IOCB15/RB15
K3	SEG37/VREF+/CVREF+/DVREF+/PMA6/IOCA10/RA10	L9	SEG38/ RPI43 /IOCD14/RD14
K4	SEG31/AN8/ RP8 /PWRGT/IOCB8/RB8	L10	SEG10/ RP10 /PMA9/IOCF4/RF4
K5	AN11/REFI1/SS4/FSYNC4/PMA12/IOCB11/RB11	L11	SEG11/RP17/PMA8/IOCF5/RF5
K6	SEG54/RPI32/CTED7/PMA18/IOCF12/RF12		

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select functions.

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and buses. This architecture also allows direct access of program memory from the Data Space (DS) during code execution.

4.1 **Program Memory Space**

The program address memory space of the PIC24FJ256GA412/GB412 family devices is 4M instructions. The space is addressable by a 24-bit value

derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or Data Space remapping, as described in **Section 4.4** "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for PIC24FJ256GA412/GB412 family devices are shown in Figure 4-1.

FIGURE 4-1:	DEFAULT PROGRAM MEMORY MAPS FOR PIC24FJ256GA412/GB412 FAMILY
-------------	--------------------------------------------------------------



REGISTER 8-27: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

r										
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	CCP6IP2	CCP6IP1	CCP6IP0	—	CCP5IP2	CCP5IP1	CCP5IP0			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
	INT1IP2 INT1IP1 INT									
bit 7							bit 0			
-										
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14-12	CCP6IP<2:0	SCCP6 Capt	ure/Compare I	nterrupt Priority	/ bits					
	111 = Interru	pt is Priority 7 ((highest priority	/ interrupt)						
	•									
	•									
	001 = Interru	pt is Priority 1								
	000 = Interru	pt source is dis	abled							
bit 11	Unimplemen	ted: Read as '	0'							
bit 10-8	CCP5IP<2:0:	SCCP5 Capt	ure/Compare I	nterrupt Priority	/ bits					
	111 = Interru	pt is Priority 7 ((highest priority	/ interrupt)						
	•									
	•									
	001 = Interru	upt is Priority 1								
	000 = Interru	ipt source is dis	abled							
bit 7-3	Unimplemen	ted: Read as '	0'							
bit 2-0	INT1IP<2:0>	: External Intern	upt 1 Priority b	oits						
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)						
	•									
	•									
	- 001 = Interru	int is Priority 1								
	000 = Interru	ipt source is dis	abled							

REGISTER 8-51: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	JTAGIP2	JTAGIP1	JTAGIP0	—	U6ERIP2	U6ERIP1	U6ERIP0
bit 7							bit 0

Logondi	
Legena.	

Logonal					
R = Readable bit		W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 15-7	Unimplem	nented: Read as '0'			
bit 6-4	JTAGIP<2	:0>: JTAG Interrupt Priority	/ bits		
	111 = Inte	rrupt is Priority 7 (highest p	priority interrupt)		
	•				
	•				
	•				
	001 = Inte	rrupt is Priority 1			
	000 = inte	mupt source is disabled			

- bit 3 Unimplemented: Read as '0'
- bit 2-0 U6ERIP<2:0>: UART6 Error Interrupt Priority bits
 - 111 = Interrupt is Priority 7 (highest priority interrupt)
 - •
 - .

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

TABLE 10-2: EXITING POWER-SAVING MODES

		Exit Conditions										
Mode	Interrupts		Resets			RTCC	WDT	VDD	Execution			
	All	INT0	All	POR	MCLR	Alarm	WDI	Restore ⁽²⁾	Resumes			
Idle	Y	Y	Y	Y	Y	Y	Y	N/A	Next instruction			
Sleep (all modes)	Y	Y	Y	Y	Y	Y	Y	N/A				
Deep Sleep	Ν	Y	Ν	Y	Y	Y	Y(1)	N/A	Reset vector			
VBAT	Ν	N	N	N	N	N	N	Y	Reset vector			

Note 1: Deep Sleep WDT.

2: A POR or POR-like Reset results whenever VDD is removed and restored in any mode.

10.1.1 INSTRUCTION-BASED POWER-SAVING MODES

Three of the power-saving modes are entered through the execution of the PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals, except RTCC and DSWDT. It also freezes I/O states and removes power to Flash memory, and may remove power to SRAM.

The assembly syntax of the PWRSAV instruction is shown in Example 10-1. Sleep and Idle modes are entered directly with a single assembler command. Deep Sleep requires an additional sequence to unlock and enable the entry into Deep Sleep, which is described in **Section 10.4.1 "Entering Deep Sleep Mode**".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

The features enabled with the low-voltage/retention regulator result in some changes to the way that Sleep and Deep Sleep modes behave. See **Section 10.3 "Sleep Mode"** and **Section 10.4 "Deep Sleep Mode"** for additional information.

10.1.1.1 Interrupts Coincident with Power Save Instructions

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

For Deep Sleep mode, interrupts that coincide with the execution of the PWRSAV instruction may be lost. The microcontroller resets on leaving Deep Sleep and the interrupt will be lost.

Interrupts that occur during the Deep Sleep unlock sequence will interrupt the mandatory five-instruction cycle sequence timing and cause a failure to enter Deep Sleep. For this reason, it is recommended to disable all interrupts during the Deep Sleep unlock sequence.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

```
// Syntax to enter Sleep mode:
          #SLEEP_MODE
PWRSAV
                            ; Put the device into SLEEP mode
11
//Synatx to enter Idle mode:
PWRSAV
          #IDLE MODE
                            ; Put the device into IDLE mode
11
// Syntax to enter Deep Sleep mode:
// First use the unlock sequence to set the DSEN bit (see Example 10-2)
BSET DSCON, #DSEN ; Enable Deep Sleep
          DSCON, #DSEN
BSET
                           ; Enable Deep Sleep(repeat the command)
PWRSAV
          #SLEEP_MODE
                            ; Put the device into Deep SLEEP mode
```

U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0
_	—	—	_	—	CMPMD	—	PMMD
bit 15						·	bit 8
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
CRCMD	DACMD	—	—	U3MD	I2C3MD	I2C2MD	—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-11	Unimplemen	ted: Read as '0	,				
bit 10	CMPMD: Trip	ole Comparator I	Module Disab	le bit			
	1 = Module i	s disabled		nablad			
hit 0			,	enableu			
bit 9		need Darallal M	aator Dort Dia	abla hit			
DILO	1 = Module i	s disabled	aster Furt Dis				
	0 = Module p	ower and clock	sources are e	enabled			
bit 7	CRCMD: CR	C Module Disab	le bit				
	1 = Module i	s disabled					
	0 = Module p	power and clock	sources are e	enabled			
bit 6	DACMD: DA	C Module Disab	le bit				
	1 = Module i	s disabled					
		bower and clock	sources are e	enabled			
DIT 5-4	Unimplemen	ited: Read as '0					
DIT 3		13 Module Disad	DIE DIT				
	1 = Module r	s disabled	sources are e	enabled			
bit 2	I2C3MD: I2C	3 Module Disabl	e bit				
	1 = Module i	s disabled					
	0 = Module p	ower and clock	sources are e	enabled			
bit 1	12C2MD: 12C	2 Module Disabl	le bit				
	1 = Module i	s disabled					
	0 = Module p	power and clock	sources are e	enabled			
bit 0	Unimplemen	ted: Read as '0	,				

REGISTER 10-6: PMD3: PERIPHERAL MODULE DISABLE REGISTER 3

REGISTER 10-7: PMD4: PERIPHERAL MODULE DISABLE REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
_	—	—	—	—	—	—	—					
bit 15				·	•		bit 8					
U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	—	U4MD		REFOMD	CTMUMD	LVDMD	USB1MD					
bit 7				·	•		bit 0					
Legend:												
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 15-6	Unimplemented: Read as '0'											
bit 5	U4MD: UAR	T4 Module Disat	ole bit									
	1 = Module	is disabled										
	0 = Module	power and clock	sources are e	enabled								
bit 4	Unimpleme	nted: Read as '0	3									
bit 3	REFOMD: R	eference Output	Clock Disable	e bit								
	1 = Module	is disabled										
h # 0		power and clock	sources are e	enabled								
DIT 2			sadie dit									
	1 = Module 0 = Module	nower and clock	sources are e	enabled								
bit 1	LVDMD: Hig	h/l ow-Voltage D	etect Module	Disable bit								
2.11	1 = Module	is disabled										
	0 = Module	power and clock	sources are e	enabled								
bit 0	USB1MD: U	SB On-The-Go N	Module Disabl	e bit								
	1 = Module	is disabled										
	0 = Module	power and clock	sources are e	enabled								

REGISTER 20-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8

| R/K-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| STALLIF | ATTACHIF | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | DETACHIF |
| bit 7 | | | | | | | bit 0 |

Legend:	HS = Hardware Settable bit				
R = Readable bit	K = Write '1' to Clear bit	U = Unimplemented bit, read	l as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode
L:+ C	
DILU	A LIACHIF: Peripheral Attachment has been detected by the module: it is set if the bus state is not SE0 and
	 T = A peripheral attachment has been detected by the module, it is set if the bus state is not one one there has been no bus activity for 2.5 μs Ω = No peripheral attachment has been detected
bit 5	
DICO	$1 = \Delta K$ -state is observed on the D+ or D- pin for 2.5 us (differential '1' for low speed, differential '0' for
	full speed)
	0 = No K-state is observed
bit 4	IDLEIF: Idle Detect Interrupt bit
	 1 = Idle condition is detected (constant Idle state of 3 ms or more) 0 = No Idle condition is detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	 1 = Processing of the current token is complete; read the U1STAT register for endpoint information 0 = Processing of the current token is not complete; clear the U1STAT register or load the next token from U1STAT
bit 2	SOFIF: Start-of-Frame Token Interrupt bit
	 1 = A Start-of-Frame token is received by the peripheral or the Start-of-Frame threshold is reached by the host 0 = No Start-of-Frame token is received or threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit
	 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit 0 = No unmasked error condition has occurred
bit 0	DETACHIF: Detach Interrupt bit
	 1 = A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be reasserted
	0 = No peripheral detachment is detected. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.
Noto	Individual hits can only be alcored by writing a '1' to the hit position as part of a word write operation on the
Note.	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	-	—	_	—	—
bit 15						·	bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BTSEE	—	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE
						EOFEE	
bit 7						·	bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8	Unimplemer	nted: Read as 'd)'				
bit 7	BTSEE: Bit S	Stuff Error Interr	upt Enable bit				
	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					
bit 6	Unimplemer	nted: Read as 'o)'				
bit 5	DMAEE: DM	A Error Interrup	t Enable bit				
	1 = Interrupt 0 = Interrupt	is enabled is disabled					
bit 4	BTOEE: Bus	Turnaround Tir	ne-out Error Int	terrupt Enable	bit		
	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					
bit 3	DFN8EE: Da	ata Field Size Er	ror Interrupt Er	nable bit			
	1 = Interrupt	is enabled					
hit 0			torrupt Epoble	, hit			
DIL Z							
	0 = Interrupt	is disabled					
bit 1	For Device M	lode:					
	CRC5EE: CR	RC5 Host Error	Interrupt Enabl	e bit			
	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					
	FOFFE: End	<u>0e:</u> Lof-Erame (EOE) Error interrur	ot Enable hit			
	1 = Interrunt	is enabled					
	0 = Interrupt	is disabled					
bit 0	PIDEE: PID	Check Failure Ir	nterrupt Enable	bit			
	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					

REGISTER 20-20: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

REGISTER 23-4: CLCxGLSL: CLCx GATE LOGIC INPUT SELECT LOW REGISTER (CONTINUED)

bit 8	G2D1N: Gate 2 Data Source 1 Negated Enable bit 1 = Data Source 1 inverted signal is enabled for Gate 2 0 = Data Source 1 inverted signal is disabled for Gate 2						
bit 7	G1D4T: Gate 1 Data Source 4 True Enable bit						
	 1 = Data Source 4 inverted signal is enabled for Gate 1 0 = Data Source 4 inverted signal is disabled for Gate 1 						
bit 6	G1D4N: Gate 1 Data Source 4 Negated Enable bit						
	 1 = Data Source 4 inverted signal is enabled for Gate 1 0 = Data Source 4 inverted signal is disabled for Gate 1 						
bit 5	G1D3T: Gate 1 Data Source 3 True Enable bit						
	 1 = Data Source 3 inverted signal is enabled for Gate 1 0 = Data Source 3 inverted signal is disabled for Gate 1 						
bit 4	G1D3N: Gate 1 Data Source 3 Negated Enable bit						
	 1 = Data Source 3 inverted signal is enabled for Gate 1 0 = Data Source 3 inverted signal is disabled for Gate 1 						
bit 3	G1D2T: Gate 1 Data Source 2 True Enable bit						
	 1 = Data Source 2 inverted signal is enabled for Gate 1 0 = Data Source 2 inverted signal is disabled for Gate 1 						
bit 2	G1D2N: Gate 1 Data Source 2 Negated Enable bit						
	 1 = Data Source 2 inverted signal is enabled for Gate 1 0 = Data Source 2 inverted signal is disabled for Gate 1 						
bit 1	G1D1T: Gate 1 Data Source 1 True Enable bit						
	 1 = Data Source 1 inverted signal is enabled for Gate 1 0 = Data Source 1 inverted signal is disabled for Gate 1 						
bit 0	G1D1N: Gate 1 Data Source 1 Negated Enable bit						
	 1 = Data Source 1 inverted signal is enabled for Gate 1 0 = Data Source 1 inverted signal is disabled for Gate 1 						

26.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS30009729). The information in this data sheet supersedes the information in the FRM. The 32-bit programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-Programmable CRC Polynomial Equation, up to 32 bits
- Programmable Shift Direction (little or big-endian)
- · Independent Data and Polynomial Lengths
- · Configurable Interrupt Output
- Data FIFO

Figure 26-1 displays a simplified block diagram of the CRC generator. A simple version of the CRC shift engine is displayed in Figure 26-2.

FIGURE 26-1: CRC MODULE BLOCK DIAGRAM



FIGURE 26-2: CRC SHIFT ENGINE DETAIL



© 2015-2016 Microchip Technology Inc.

27.2 Extended DMA Operations

In addition to the standard features available on all 12-bit A/D Converters, PIC24FJ256GA412/GB412 family devices implement a limited extension of DMA functionality. This extension adds features that work with the device's DMA Controller to expand the A/D module's data storage abilities beyond the module's built-in buffer.

The Extended DMA functionality is controlled by the DMAEN bit (AD1CON1<11>); setting this bit enables the functionality. The DMABM bit (AD1CON1<12>) configures how the DMA feature operates.

27.2.1 EXTENDED BUFFER MODE

Extended Buffer mode (DMABM = 1) is useful for storing the results of channels. It can also be used to store the conversion results on any A/D channel in any implemented address in data RAM.

In Extended Buffer mode, all data from the A/D Buffer register, and channels above 26, is mapped into data RAM. Conversion data is written to a destination specified by the DMA Controller, specifically by the DMADSTn register. This allows users to read the conversion results of channels above 26, which do not have their own memory-mapped A/D buffer locations, from data memory.

When using Extended Buffer mode, always set the BUFREGEN bit to disable FIFO operation. In addition, disable the Split Buffer mode by clearing the BUFM bit.

27.2.2 PIA MODE

When DMABM = 0, the A/D module is configured to function with the DMA Controller for Peripheral Indirect Addressing (PIA) mode operations. In this mode, the A/D module generates an 11-bit Indirect Address (IA). This is ORed with the destination address in the DMA Controller to define where the A/D conversion data will be stored.

In PIA mode, the buffer space is created as a series of contiguous smaller buffers, one per analog channel. The size of the channel buffer determines how many analog channels can be accommodated. The size of the buffer is selected by the DMABL<2:0> bits (AD1CON4<2:0>). The size options range from a single word per buffer to 128 words. Each channel is allocated a buffer of this size, regardless of whether or not the channel will actually have conversion data.

The IA is created by combining the base address within a channel buffer with three to five bits (depending on the buffer size) to identify the channel. The base address ranges from zero to seven bits wide, depending on the buffer size. The address is right-padded with a '0' in order to maintain address alignment in the Data Space. The concatenated channel and base address bits are then left-padded with zeros, as necessary, to complete the 11-bit IA.

The IA is configured to auto-increment during write operations by using the SMPIx bits (AD1CON2<6:2>).

As with PIA operations for any DMA-enabled module, the base destination address in the DMADSTn register must be masked properly to accommodate the IA. Table 27-1 shows how complete addresses are formed. Note that the address masking varies for each buffer size option. Because of masking requirements, some address ranges may not be available for certain buffer sizes. Users should verify that the DMA base address is compatible with the buffer size selected.

Figure 27-2 shows how the parts of the address define the buffer locations in data memory. In this case, the module "allocates" 256 bytes of data RAM (1000h to 1100h) for 32 buffers of four words each. However, this is not a hard allocation and nothing prevents these locations from being used for other purposes. For example, in the current case, if Analog Channels 1, 3 and 8 are being sampled and converted, conversion data will only be written to the channel buffers, starting at 1008h, 1018h and 1040h. The holes in the PIA buffer space can be used for any other purpose. It is the user's responsibility to keep track of buffer locations and prevent data overwrites.

27.3 A/D Operation with VBAT

One of the A/D channels is connected to the VBAT pin to monitor the VBAT voltage. This allows monitoring the VBAT pin voltage (battery voltage) with no external connection. The voltage measured, using the A/D VBAT monitor, is VBAT/2. The voltage can be calculated by reading A/D = ((VBAT/2)/VDD) * 1024 for 10-bit A/D and ((VBAT/2)/VDD) * 4096 for 12 bit A/D.

When using the VBAT A/D monitor:

- Connect the A/D channel to ground to discharge the sample capacitor.
- Because of the high-impedance of VBAT, select higher sampling time to get an accurate reading.

Since the VBAT pin is connected to the A/D during sampling, to prolong the VBAT battery life, the recommendation is to only select the VBAT channel when needed.

FIGURE 27-2: EXAMPLE OF BUFFER ADDRESS GENERATION IN PIA MODE (4-WORD BUFFERS PER CHANNEL)



TABLE 27-1: INDIRECT ADDRESS GENERATION IN PIA MODE

DMABL<2:0>	Buffer Size per Channel (words)	Generated Offset Address (lower 11 bits)	Available Input Channels	Allowable DMADSTn Addresses
000	1	000 00cc ccc0	32	xxxx xxxx xx00 0000
001	2	000 0ccc ccn0	32	xxxx xxxx x000 0000
010	4	000 cccc cnn0	32	xxxx xxxx 0000 0000
011	8	00c cccc nnn0	32	xxxx xxx0 0000 0000
100	16	0cc cccn nnn0	32	xxxx xx00 0000 0000
101	32	ccc ccnn nnn0	32	xxxx x000 0000 0000
110	64	ccc cnnn nnn0	16	xxxx x000 0000 0000
111	128	ccc nnnn nnn0	8	xxxx x000 0000 0000

Legend: ccc = Channel number (three to five bits), n = Base buffer address (zero to seven bits),

x = User-definable range of DMADSTn for base address, 0 = Masked bits of DMADSTn for IA.

R/W-0	R/W-0	R/W-0	r-0	R/W-0	R/W-0	U-0	U-0	
PVCFG	1 PVCFG0	NVCFG0	—	BUFREGEN	CSCNA	—	—	
bit 15								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
BUFS ⁽¹) SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM ⁽¹⁾	ALTS	
bit 7							bit 0	
Legend:		r = Reserved I	oit					
R = Reada	able bit	W = Writable I	oit	U = Unimplem	ented bit, read	l as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown	
bit 15-14	PVCFG<1:0> 1x = Unimple 01 = External 00 = AVDD	: A/D Converte mented, do not VREF+	r Positive Volt use	age Reference (Configuration b	bits		
bit 13	NVCFG0: A/E 1 = External \ 0 = AVss) Converter Ne /REF-	gative Voltage	Reference Con	figuration bit			
bit 12	Reserved: M	aintain as '0'						
bit 11	BUFREGEN:	A/D Buffer Reg	gister Enable b	pit				
	1 = Conversio 0 = A/D result	on result is load t buffer is treate	ed into the bu d as a FIFO	ffer location dete	ermined by the	converted cha	nnel	
bit 10	CSCNA: Sca	n Input Selectio	ns for CH0+ E	During Sample A	bit			
	1 = Scans inp 0 = Does not	outs scan inputs						
bit 9-8	Unimplemen	ted: Read as 'o)'					
bit 7	BUFS: Buffer	Fill Status bit ⁽¹⁾)					
	1 = A/D is curr 0 = A/D is curr	ently filling ADC ently filling ADC	1BUF13-ADC ⁷ 1BUF0-ADC1E	1BUF25, user sho 3UF12, user sho	ould access dat uld access data	ta in ADC1BUF(in ADC1BUF1;	D-ADC1BUF12 3-ADC1BUF25	
bit 6-2	SMPI<4:0>:	nterrupt Sample	e/DMA Increm	ent Rate Select	bits			
	<u>When DMAEN = 1:</u> 11111 = Increments the DMA address after completion of the 32nd sample/conversion operation 11110 = Increments the DMA address after completion of the 31st sample/conversion operation							
	00001 = Increments the DMA address after completion of the 2nd sample/conversion operation 00000 = Increments the DMA address after completion of each sample/conversion operation							
When DMAEN = 0: 11111 = Interrupts at the completion of the conversion for each 32nd sample 11110 = Interrupts at the completion of the conversion for each 31st sample								
	00001 = Inter 00000 = Inter	rrupts at the cor rrupts at the cor	npletion of the npletion of the	e conversion for e conversion for	every other sa each sample	mple		
Note 1.	These hits are on	ly applicable wh	on the buffer i		mode (BLIERE	GEN = 0 ln a	ddition BLIES	

REGISTER 27-2: AD1CON2: A/D CONTROL REGISTER 2

Note 1: These bits are only applicable when the buffer is used in FIFO mode (BUFREGEN = 0). In addition, BUFS is only used when BUFM = 1.



31.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Time Measurement Unit, refer to the "dsPIC33/PIC24 Family Reference Manual", "Charge Time Measurement Unit (CTMU) and CTMU Operation with Threshold Detect" (DS30009743). The information in this data sheet supersedes the information in the FRM.

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen External Edge Input Trigger Sources
- Polarity Control for Each Edge Source
- Control of Edge Sequence
- Control of Response to Edge Levels or Edge
 Transitions
- Time Measurement Resolution of One Nanosecond
- Accurate Current Source Suitable for Capacitive Measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.

The CTMU is controlled through three registers: CTMUCON1L, CTMUCON1H and CTMUCON2L. CTMUCON1L enables the module and controls the mode of operation of the CTMU, edge sequencing and current source control. CTMUCON1H controls edge source selection and edge source polarity selection. The CTMUCON2L register controls the reset and discharge of the current source.

31.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse, with a width equal to the time between edge events, on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and up to 13 external pins (CTED1 through CTED13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

EQUATION 31-1:

$$I = C \bullet \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an External Capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A Precision Resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 31-1 illustrates the external connections used for capacitance measurements and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the *"dsPIC33/PIC24 Family Reference Manual"*, **"Charge Time Measurement Unit (CTMU) and CTMU Operation with Threshold Detect"** (DS30009743).

33.3 Watchdog Timer (WDT)

For PIC24FJ256GA412/GB412 family devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT Time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> Configuration bits (FWDT<3:0>), which allows the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE (RCON<3:2>) bit will need to be cleared in software after the device wakes up. The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

33.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (FWDT<7>) to '0'.

33.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When the Configuration bits, FWDTEN<1:0> = 11, the WDT is always enabled.

The WDT can be optionally controlled in software when the Configuration bits, FWDTEN<1:0> = 10. When FWDTEN<1:0> = 00, the Watchdog Timer is always disabled. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.



FIGURE 33-2: WDT BLOCK DIAGRAM

TABLE 36-40: A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾

AC CHARACTERISTICS			Standard Operating Conditions: 2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
Clock Parameters								
AD50	TAD	A/D Clock Period	278	_		ns		
AD51	tRC	A/D Internal RC Oscillator Period	—	250	_	ns		
		Con	version R	ate			•	
AD55	tCONV	Conversion Time	—	14	_	TAD		
AD56	FCNV	Throughput Rate	—	—	200	ksps	AVDD > 2.7V	
AD57	tSAMP	Sample Time	—	1		TAD		
	Clock Parameters							
AD61	tPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	_	3	TAD		

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

TABLE 36-41: 10-BIT DAC SPECIFICATIONS

AC CHARACTERISTICS		Operating Conditions: -40° C < TA < $+85^{\circ}$ C, 2.0 V < (A)V _{DD} < 3.6 V ⁽¹⁾					
Param No.	Sym	Characteristic	Min	Тур	Мах	Units	Conditions
DAC01		Resolution	10	—	—	bits	
DAC02		DVREF+ Input Voltage Range	—	—	AVdd	V	
DAC03	DNL	Differential Linearity Error	-1	—	+1	LSb	
DAC04	INL	Integral Linearity Error	-3.0	—	+3.0	LSb	
DAC05		Offset Error	-20	—	+20	mV	Code 000h
DAC06		Gain Error	-3.0	_	+3.0	LSb	Code 3FFh, not including offset error

Note 1: Unless otherwise stated, test conditions are with VDD = AVDD = DVREF+ = 3.3V, 3 k Ω load to Vss.

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-085C Sheet 1 of 2

NOTES: