

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP/PSP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	102
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128ga412-i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU with Extended Data Space (EDS)" (DS39732). The information in this data sheet supersedes the information in the FRM.

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The lower 32 Kbytes of the Data Space (DS) can be accessed linearly. The upper 32 Kbytes of the Data Space are referred to as Extended Data Space to which the extended data RAM, EPMP memory space or program memory can be mapped.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs. The core supports Inherent (no operand), Relative, Literal and Memory Direct Addressing modes, along with three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit x 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit x 16-bit or 8-bit x 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions.

A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory-mapped.



DS30010089D-page 90

REGISTER 6-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/S_0 HC(1)) _{R/M/-0} (1)	R-0 HSC(1)	R/M_0	R/C-0 HSC(2)	R-0	11-0	11-0
WR	WREN	WRERR	NVMPIDI	SETSWP	P2ACTIV	_	
bit 15	VIILII	VIILEIUU		0110111	12,10111		bit 8
U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
_	_		—	NVMOP3 ⁽³⁾	NVMOP2 ⁽³⁾	NVMOP1 ⁽³⁾	NVMOP0 ⁽³⁾
bit 7							bit 0
Legend:		S = Settable bi	t	U = Unimpleme	ented, read as '	0'	
R = Readab	le bit	W = Writable b	it	HSC = Hardwar	e Settable/Clea	rable bit	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkno	own
C = Clearab	le bit	HC = Hardware	Clearable bit				
bit 15	WR: Write C	Control bit ⁽¹⁾					
	1 = Initiates	a Flash memo	ry program or	erase operation	n; the operatio	n is self-timed	and the bit is
	0 = Progran	n or erase opera	tion is comple	te and inactive			
bit 14	WREN: Writ	e Enable bit ⁽¹⁾					
	1 = Enables	Flash program/	erase operatio	ns			
	0 = Inhibits F	-lash program/e	rase operation	S			
bit 13	WRERR: WI	rite Sequence E	rror Flag bit ⁽¹⁾				
	1 = An imp	roper program	or erase se	quence attempt	, or terminatio	on has occurre	ed (bit is set
	automat	tically on any se	t attempt of the	e WR bit)			
hit 12			vn in Idle Enab	le bit			
	1 = Remove	es power from p	rooram memor	when device e	enters Idle mod	e	
	0 = Keeps p	program memory	/ powered in S	tandby mode wh	ien device ente	ers Idle mode	
bit 11	SFTSWP: S	oft Swap Status	bit ⁽²⁾				
	In Dual Parti	tion Flash Mode	es (BTMOD<1:	0> = 10 or 0x):			
	1 = Partition	is have been su	ccessfully swa	pped using the I	BOOTSWP instru	iction	
	In Single Pa	rtition Flash Mor	lillon swap usi 10 (RTMOD<1	19 11 0 BOOTSWP	Instruction		
	Unimplemen	ited, read as '0'.		<u>.0² – 11).</u>			
bit 10	P2ACTIV: D	ual Active Partit	ion Status bit				
	In Dual Parti	tion Flash Mode	s (BTMOD<1:	0> = 10 or 0x):			
	1 = Partition	1 2 Flash is the A	Active Partition				
	0 = Partition	1 1 Flash is the A		(0) = 11			
	Unimplemen	ited, read as '0'.		$0^{2} = 11$).			
bit 9-4	Unimpleme	nted: Read as '	0'				
N							
Note 1: T	nese bits can	only be reset or	n a Power-on F	keset.			
Z: (3· ∆	Il other combi	nations of NVM	OP<3:0> are u	cocio. nimplemented ir	this device fai	milv	

4: Available only in Dual Partition modes (BTMOD<1:0> = 10 or 0x).

REGISTER 8-15: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 2	CMIE: Comparator Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 1	MI2C1IE: Master I2C1 Event Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 0	SI2C1IE: Slave I2C1 Event Interrupt Enable bit
	 Interrupt request is enabled
	0 = Interrupt request is not enabled

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See Section 11.5 "Peripheral Pin Select (PPS)" for more information.

REGISTER 8-21: IEC7: INTERRUPT ENABLE CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
_	—	—		—	—	—	—					
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_		JTAGIE	U6ERIE	U6TXIE	U6RXIE	U5ERIE	U5TXIE					
bit 7							bit 0					
Legend:												
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'						
-n = Value a	'alue at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown											
bit 15-6	Unimplemer	nted: Read as '	0'									
bit 5	JTAGIE: JAT	G Interrupt Ena	able bit									
	1 = Interrupt	request is enal	oled									
	0 = Interrupt	request is not e	enabled									
bit 4	U6ERIE: UA	RT6 Error Interr	upt Enable bit									
	1 = Interrupt	request has oc	curred									
	0 = Interrupt	request has no	t occurred									
bit 3	U6TXIE: UAF	RT6 Transmitter	r Interrupt Enat	ole bit								
	1 = Interrupt	request has oc	curred									
1.11.0		request has ho	occurrea									
DIT 2	UGRXIE: UAI	RIG Receiver Ir	nterrupt Enable	DIC								
	1 = Interrupt	request has oc	curred									

- 0 = Interrupt request has not occurred
- bit 1 U5ERIE: UART5 Error Interrupt Enable bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 U5TXIE: UART5 Transmitter Interrupt Enable bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. OSCCON is protected by a write lock to prevent inadvertent clock switches. See **Section 9.4** "**Clock Switching Operation**" for more information.

The CLKDIV register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator.

The OSCTUN register (Register 9-3) allows the user to fine-tune the FRC Oscillator over a range of approximately $\pm 1.5\%$. It also controls the FRC self-tuning features, described in **Section 9.5** "**FRC Active Clock Tuning**".

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend:	CO = Clearable Only bit	SO = Settable Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

- bit 14-12 **COSC<2:0>:** Current Oscillator Selection bits
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)⁽⁴⁾
 - 000 = Fast RC Oscillator (FRC)

bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)⁽⁴⁾
- 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSCx Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
 - 3: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
 - 4: The default divisor of the postscaler is 2, which will generate a 4 MHz clock to the PLL module.

TABLE 11-8: PORTG REGISTER MAP⁽¹⁾

ster ne	nge									Bits							
Regis Nan	Bit Ra	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ANSG	15:0		ANSG<	:15:12>		—	—		ANSG	<9:6>		_	- <u> </u>				G<1:0>
TRISG	15:0		TRISG	<15:12>		_	_		TRISG	<9:6>		_	_	TRISG<3:0>			
PORTG	15:0		PORTG	<15:12>		_	_		PORTO	6<9:6>		_	_	PORTG<3:0>			
LATG	15:0		LATG<	15:12>		_	_		LATG	<9:6>		_	_	LATG<3:0>			
ODCG	15:0		ODCG<	<15:12>		_	_		ODCG	<9:6>		_	_		ODCG	<3:0>	
IOCPG	15:0		IOCPG-	<15:12>		_	_		IOCPO	6<9:6>		_	_		IOCPO	6<3:0>	
IOCNG	15:0		IOCNG-	<15:12>		_	_		IOCNO	6<9:6>		_	_	IOCNG<3:0>			
IOCFG	15:0		IOCFG-	<15:12>		_	_		IOCFG	6<9:6>		_	_	IOCFG<3:0>			
IOCPUG	15:0		IOCPUG	6<15:12>		_	_		IOCPU	G<9:6>		_	_	IOCPUG<3:0>			
IOCPDG	15:0		IOCPDG	6<15:12>			_		IOCPD	G<9:6>		_	_		IOCPD	G<3:0>	

Legend: — = unimplemented, read as '0'.

Note 1: PORT register maps show full pin count devices. Please refer to Table 1-4 and Table 1-5 for pin count-specific PORT I/O implementation.

TABLE 11-9: PORTH REGISTER MAP⁽¹⁾

ster ne	ange									Bits							
Regi: Nan	Bit Ra	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ANSH	15:0	—	—	—	_	_	_		—	_	_	_		ANSH	<4:1>		_
TRISH	15:0								TRISH<1	15:1>							—
PORTH	15:0		PORTH<15:1>									—					
LATH	15:0		LATH<15:1> —									—					
ODCH	15:0								ODCH<1	15:1>							—
IOCPH	15:0								IOCPH<'	15:1>							—
IOCNH	15:0								IOCNH<	15:1>							—
IOCFH	15:0		IOCFH<15:1> —									_					
IOCPUH	15:0		IOCPUH<15:1> —									_					
IOCPDH	15:0								IOCPDH<	:15:1>							_

Legend: — = unimplemented, read as '0'.

Note 1: PORT register maps show full pin count devices. Please refer to Table 1-4 and Table 1-5 for pin count-specific PORT I/O implementation.

REGISTER 11-1: PADCON: PORT CONFIGURATION REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
IOCON	—	—	—	—	—	—	—
bit 15				•		•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	PMTTL
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15 **IOCON:** Interrupt-on-Change Enable bit

- 1 = Interrupt-on-change functionality is enabled
- 0 = Interrupt-on-change functionality is disabled

bit 14-1 Unimplemented: Read as '0'

bit 0 **PMTTL:** EPMP Module TTL Input Buffer Select bit (unused by the GPIO module) Not used by IOC; see Register 21-9 for definition.

REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 3 **T32:** 32-Bit Timer Mode Select bit⁽³⁾
 - 1 = Timerx and Timery form a single 32-bit timer
 - 0 = Timerx and Timery act as two 16-bit timers
 - In 32-bit mode, T3CON control bits do not affect 32-bit timer operation.
- bit 2 Unimplemented: Read as '0'
- bit 1 **TCS:** Timerx Clock Source Select bit⁽²⁾
 - 1 = Timer source is selected by TECS<1:0>0 = Internal clock (Fosc/2)
- bit 0 Unimplemented: Read as '0'
- **Note 1:** Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.
 - 2: If TCS = 1 and TECS<1:0> = x1, the selected external timer input (TMRCK or TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.5 "Peripheral Pin Select (PPS)".
 - **3:** In T4CON, the T45 bit is implemented instead of T32 to select 32-bit mode. In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.

NOTES:

REGISTER 15-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—
bit 15							bit 8

U-0	R/W-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0
—	ICI1	ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture x Module Stop in Idle Control bit
	1 = Input capture module halts in CPU Idle mode
	0 = Input capture module continues to operate in CPU Idle mode
bit 12-10	ICTSEL<2:0>: Input Capture x Timer Select bits
	111 = System clock (Fosc/2)
	110 = Reserved
	100 = Timer1
	011 = Timer5
	010 = Timer4
	001 = Timer2
hit 9-7	Inimplemented: Read as '0'
bit 6-5	ICI-1:0-: Select Number of Cantures per Interrupt bits
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event
	00 = Interrupt on every capture event
bit 4	ICOV: Input Capture x Overflow Status Flag bit (read-only)
	1 = Input capture overflow has occurred
h :+ 0	0 = No input capture overnow has occurred
DIT 3	ICBNE: Input Capture x Buffer Empty Status bit (read-only)
	I = Input capture buller is not empty, at least one more capture value can be read $0 = Input capture buffer is empty$
bit 2-0	ICM < 2:0 >: Input Capture x Mode Select bits ⁽¹⁾
	111 = Interrupt mode: Input capture functions as an interrupt pin only when the device is in Sleep or
	Idle mode (rising edge detect only, all other control bits are not applicable)
	110 = Unused (module is disabled)
	101 = Prescaler Capture mode: Capture on every 16 th rising edge
	011 = Simple Capture mode: Capture on every rising edge
	010 = Simple Capture mode: Capture on every falling edge
	001 = Edge Detect Capture mode: Capture on every edge (rising and falling); ICI<1:0> bits do not
	control interrupt generation for this mode
	000 – Input capture module is turned on

Note 1: The ICx input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.5 "Peripheral Pin Select (PPS)".

To set up the SPIx module for Audio mode:

- 1. Clear the SPIxBUFL and SPIxBUFH registers.
- 2. If using interrupts:
 - a) Clear the interrupt flag bits in the respective IFSx register.
 - b) Set the interrupt enable bits in the respective IECx register.
 - a) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with AUDEN (SPIxCON1H<15>) = 1.
- 4. Clear the SPIROV bit (SPIxSTATL<6>).
- Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>).
- Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers.

REGISTER 17-1: SPIxCON1L: SPIx CONTROL REGISTER 1 LOW

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPIEN	_	SPISIDL	DISSDO	MODE32 ^(1,4)	MODE16 ^(1,4)	SMP	CKE ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽²⁾	CKP	MSTEN	DISSDI	DISSCK	MCLKEN ⁽³⁾	SPIFE	ENHBUF
bit 7							bit 0
Legend:							
D - Doodoble	, hit	$\lambda = \lambda / ritoblo$	h it	II – Unimplon	onted hit read	aa 'O'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 SPIEN: SPIx On bit

- 1 = Enables module
- 0 = Turns off and resets module, disables clocks, disables interrupt event generation, allows SFR modifications

bit 14 Unimplemented: Read as '0'

- bit 13 SPISIDL: SPIx Stop in Idle Mode bit
 - 1 = Halts in CPU Idle mode
 - 0 = Continues to operate in CPU Idle mode

bit 12 **DISSDO:** Disable SDOx Output Port bit

1 = SDOx pin is not used by the module; pin is controlled by port function

0 = SDOx pin is controlled by the module

bit 11-10 MODE32 and MODE16: Serial Word Length Select bits^(1,4)

MODE32	MODE16	AUDEN	Communication			
1	x		32-Bit			
0	1	0	16-Bit			
0	0	-	8-Bit			
1	1		24-Bit Data, 32-Bit FIFO, 32-Bit Channel/64-Bit Frame			
1	0	1	32-Bit Data, 32-Bit FIFO, 32-Bit Channel/64-Bit Frame			
0	1	T	16-Bit Data, 16-Bit FIFO, 32-Bit Channel/64-Bit Frame			
0	0		16-Bit FIFO, 16-Bit Channel/32-Bit Frame			

Note 1: When AUDEN (SPIxCON1H<15>) = 1, this module functions as if CKE = 0, regardless of its actual value.

- 2: When FRMEN = 1, SSEN is not used.
- 3: MCLKEN can only be written when the SPIEN bit = 0.
- 4: This channel is not meaningful for DSP/PCM mode as LRC follows FRMSYPW.

FIGURE 17-6: SPIX MASTER, FRAME SLAVE CONNECTION DIAGRAM



FIGURE 17-7: SPIx SLAVE, FRAME MASTER CONNECTION DIAGRAM



FIGURE 17-8: SPIX SLAVE, FRAME SLAVE CONNECTION DIAGRAM



EQUATION 17-1: RELATIONSHIP BETWEEN DEVICE AND SPIX CLOCK SPEED



REGISTER 20-4: U10TGCON: USB ON-THE-GO CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN ⁽¹⁾	DMPULDWN ⁽¹⁾	VBUSON	OTGEN ⁽¹⁾	VBUSCHG	VBUSDIS ⁽¹⁾
bit 7							bit 0

Legend:				
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit, rea	nd as '0'
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimplemen	ted: Read as '0'		
bit 7	DPPULUP: D	+ Pull-up Enable bit		
	1 = D+ data I 0 = D+ data I	ine pull-up resistor is enabled ine pull-up resistor is disabled		
bit 6	DMPULUP: D)- Pull-up Enable bit		
	1 = D- data li	ne pull-up resistor is enabled		
	0 = D- data li	ne pull-up resistor is disabled		
bit 5	DPPULDWN:	D+ Pull-Down Enable bit ⁽¹⁾		
	1 = D+ data l	ine pull-down resistor is enabled	1	
	0 = D+ data l	ine pull-down resistor is disable	d	
bit 4	DMPULDWN	: D- Pull-Down Enable bit ⁽¹⁾		
	1 = D- data li 0 = D- data li	ne pull-down resistor is enabled ne pull-down resistor is disabled	l	
bit 3	VBUSON: VB	us Power-on bit		
	1 = VBUS line	is powered		
	0 = VBUS line	is not powered		
bit 2	OTGEN: OTG	Features Enable bit ⁽¹⁾		
	1 = USB OTO	G is enabled; all D+/D- pull-up and	nd pull-down bits are enabled	d Lin bardware by the settings
	of the HC	STEN and USBEN (U1CON<3,	0>) bits	In naruware by the settings
bit 1	VBUSCHG: \	/BUS Charge bit		
	1 = VBUS line	is charged through a resistor		
	0 = VBUS line	e is not charged		
bit 0	VBUSDIS: VE	BUS Discharge Enable bit ⁽¹⁾		
	1 = VBUS line	is discharged through a resisto	r	
	0 = VBUS line	e is not discharged		
Note 1: Th	nese bits are on	ly used in Host mode; do not us	e in Device mode.	

REGISTER 20-15: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE
bit 7							bit 0

Legend:				
R = Readable	bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimplemen	ted: Read as '0'		
bit 7	IDIE: ID Interr	rupt Enable bit		
	1 = Interrupt	is enabled		
bit 6	T1MSECIE: 1	Millisecond Timer Interrupt	Enable bit	
	\perp = interrupt 0 = interrupt	is enabled		
bit 5		ine State Stable Interrupt Fr	able bit	
	1 = Interrupt	is enabled		
	0 = Interrupt	is disabled		
bit 4	ACTVIE: Bus	Activity Interrupt Enable bit		
	1 = Interrupt	is enabled		
	0 = Interrupt	is disabled		
bit 3	SESVDIE: Se	ession Valid Interrupt Enable	e bit	
	1 = Interrupt	is enabled		
hit 2	SESENDIE: F	B-Device Session End Interr	upt Enable bit	
Sitz	1 = Interrupt	is enabled		
	0 = Interrupt	is disabled		
bit 1	Unimplemen	ted: Read as '0'		
bit 0	VBUSVDIE: A	A-Device VBUS Valid Interru	ot Enable bit	
	1 = Interrupt	is enabled		
	0 = Interrupt	is disabled		

22.1 Registers

The LCD Controller has up to 40 registers:

- LCD Control Register (LCDCON)
- LCD Charge Pump Control Register (LCDREG)
- LCD Phase Register (LCDPS)

- LCD Voltage Ladder Control Register (LCDREF)
- Four LCD Segment Enable Registers (LCDSE3:LCDSE0)
- Up to 32 LCD Data Registers (LCDDATA31:LCDDATA0)

REGISTER 22-1: LCDCON: LCD CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
LCDEN	—	LCDSIDL	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SLPEN	WERR	CS1	CS0	LMUX2	LMUX1	LMUX0
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	LCDEN: LCD Driver Enable bit 1 = LCD driver module is enabled 0 = LCD driver module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	LCDSIDL: Stop LCD Drive in CPU Idle Mode Control bit
	 1 = LCD driver halts in CPU Idle mode 0 = LCD driver continues to operate in CPU Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	SLPEN: LCD Driver Enable in Sleep Mode bit
	1 = LCD driver module is disabled in Sleep mode0 = LCD driver module is enabled in Sleep mode
bit 5	WERR: LCD Write Failed Error bit
	 1 = LCDDATAx register is written while WA (LCDPS<4>) = 0 (must be cleared in software) 0 = No LCD write error
bit 4-3	CS<1:0>: Clock Source Select bits
	1x = SOSC 01 = LPRC 00 = FRC
h:+ 0 0	I MUX 200 + LOD Commons Colort bits

bit 2-0 LMUX<2:0>: LCD Commons Select bits

LMUX<2:0>	Multiplex	Bias
111	1/8 MUX (COM<7:0>) ⁽¹⁾	1/3
110	1/7 MUX (COM<6:0>) ⁽¹⁾	1/3
101	1/6 MUX (COM<5:0>) ⁽¹⁾	1/3
100	1/5 MUX (COM<4:0>) ⁽¹⁾	1/3
011	1/4 MUX (COM<3:0>)	1/3
010	1/3 MUX (COM<2:0>)	1/2 or 1/3
001	1/2 MUX (COM<1:0>)	1/2 or 1/3
000	Static (COM0)	Static

Note 1: On 64-pin and 100-pin devices, COM4 through COM7 also have Segment functionality. If the COM is enabled in multiplexing, the Segment will not be available on that pin.

23.0 CONFIGURABLE LOGIC CELL (CLC)

Note: This data sheet summarizes the features of the PIC24FJ256GA412/GB412 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Configurable Logic Cell (CLC)"** (DS33949), which is available from the Microchip web site (www.microchip.com). The Configurable Logic Cell (CLC) module allows the user to specify combinations of signals as inputs to a logic function and to use the logic output to control other peripherals or I/O pins. This provides greater flexibility and potential in embedded designs since the CLC module can operate outside the limitations of software execution and supports a vast amount of output designs.

There are four input gates to the selected logic function. These four input gates select from a pool of up to 32 signals that are selected using four data source selection multiplexers. Figure 23-1 shows an overview of the module. Figure 23-3 shows the details of the data source multiplexers and logic input gate connections.



FIGURE 23-1: CLCx MODULE

25.6 Encrypting a Session Key

Note:	ECB and CBC modes are restricted to								
	128-bit session keys only.								

- 1. If not already set, set the CRYON bit.
- 2. If not already programmed, program the SKEYEN bit to '1'.

Note:	Setting	SKEYEN	permanently	makes		
	Key #1 a	available as	a Key Encrypt	tion Key		
	only. It cannot be used for other encryption					
	or decry	ption operat	tions after that.			

- 3. Set OPMOD<3:0> to '1110'.
- Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired, set SKEYSEL to '0'.
- 5. Read the KEYFAIL status bit. If this bit is '1', an illegal configuration has been selected and the encrypt operation will not be performed.
- Write the software generated session key into the CRYKEY register or generate a random key into the CRYKEY register. It is only necessary to write the lowest *n* bits of CRYKEY for a key length of *n*, as all unused key bits are ignored.
- Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the encryption is done.
- 8. Read the encrypted session key out of the appropriate CRYTXT register.
- 9. For total key lengths of more than 128 bits, set SKEYSEL to '1' and repeat Steps 6 and 7.
- 10. Set KEYSRC<3:0> to '0000' to use the session key to encrypt data.

25.7 Receiving a Session Key

- Note: ECB and CBC modes are restricted to 128-bit session keys only.
- 1. If not already set, set the CRYON bit.
- 2. If not already programmed, program the SKEYEN bit to '1'.
- Note: Setting SKEYEN permanently makes Key #1 available as a Key Encryption Key only. It cannot be used for other encryption or decryption operations after that. It also permanently disables the ability of software to decrypt the session key into the CRYTXTA register, thereby breaking programmatic security (i.e., software can read the unencrypted key).
- 3. Set OPMOD<3:0> to '1111'.
- Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired; set SKEYSEL to '0'.
- 5. Read the KEYFAIL status bit. If this bit is '1', an illegal configuration has been selected and the encrypt operation will NOT be performed.
- 6. Write the encrypted session key received into the appropriate CRYTXT register.
- Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the process is done.
- 8. For total key lengths of more than 128 bits, set SKEYSEL to '1' and repeat Steps 6 and 7.
- Set KEYSRC<3:0> to '0000' to use the newly generated session key to encrypt and decrypt data.

REGISTER 33-2: FBSLIM: BOOT SEGMENT LIMIT CONFIGURATION WORD

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
	—	_	—	_	_		_
bit 23							bit 16
U-1	U-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
—	—	—			BSLIM<12:8>		
bit 15							bit 8
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
			BSLI	M<7:0>			
bit 7							bit 0
Logondi		DO = Dreame	m Onee hit				

Legend:	PO = Program Once bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-13 Unimplemented: Read as '1'

bit 12-0 BSLIM<12:0>: Boot Segment Upper Address Limit bits

Defines the address of the last page of the Boot Segment plus 1, when the Boot Segment is instantiated (BSEN = 0). The stored value is the inverse of the actual address value.

REGISTER 33-3: FSIGN: SIGNATURE CONFIGURATION WORD

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1		
_	—	—	—	—	—	—	—		
bit 23				- -		- -	bit 16		
r-x	U-1	U-1	U-1	U-1	U-1	U-1	U-1		
_	—	—	—	—	—	—	—		
bit 15							bit 8		
U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1		
_	—	—	—	—	—	—	—		
bit 7							bit 0		
Legend:		r = Reserved I	bit						
R = Readabl	e bit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						
bit 23-16	Unimplemen	ted: Read as '1	,						
bit 15	Reserved: The value is unknown; program as '0'								

bit 14-0 Unimplemented: Read as '1'



FIGURE 36-16: SPIX MODULE SLAVE MODE TIMING CHARACTERISTICS (CKE = 1)

TABLE 36-37: SPIX MODULE SLAVE MODE TIMING REQUIREMENTS (CKE = 1)

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
SP70	TscL	SCKx Input Low Time	30	_		ns	
SP71	TscH	SCKx Input High Time	30	—	—	ns	
SP72	TscF	SCKx Input Fall Time ⁽²⁾	—	10	25	ns	
SP73	TscR	SCKx Input Rise Time ⁽²⁾	—	10	25	ns	
SP30	TdoF	SDOx Data Output Fall Time ⁽²⁾	—	10	25	ns	
SP31	TdoR	SDOx Data Output Rise Time ⁽²⁾	—	10	25	ns	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	_	30	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	120	—	—	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10	_	50	ns	
SP52	TscH2ssH TscL2ssH	SSx ↑ After SCKx Edge	1.5 TCY + 40	_	_	ns	
SP60	TssL2doV	SDOx Data Output Valid After SSx Edge	_	_	50	ns	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

3: Assumes 50 pF load on all SPIx pins.